HG_REPOSITORIES/LPP/INSTRUMENTATION/VHD_Lib Commit - r102:ecadbe9f5050

LPP DMA v1.0.1...

pellion@stage-ps1.lab-lpp.local -

r102:ecadbe9f5050 JC

parent child

Context file:

r102:ecadbe9f5050

Collapse all files

lib/lpp/lpp_dma/fifo_test_dma.vhd +1 -1

             ------------------------------------------------------------------------------
             --  This file is a part of the LPP VHDL IP LIBRARY
             --  Copyright (C) 2009 - 2010, Laboratory of Plasmas Physic - CNRS
             --
             --  This program is free software; you can redistribute it and/or modify
             --  it under the terms of the GNU General Public License as published by
             --  the Free Software Foundation; either version 3 of the License, or
             --  (at your option) any later version.
             --
             --  This program is distributed in the hope that it will be useful,
             --  but WITHOUT ANY WARRANTY; without even the implied warranty of
             --  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
             --  GNU General Public License for more details.
             --
             --  You should have received a copy of the GNU General Public License
             --  along with this program; if not, write to the Free Software
             --  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
             -------------------------------------------------------------------------------
             -- Author : Jean-christophe Pellion
             -- Mail   : jean-christophe.pellion@lpp.polytechnique.fr
             --          jean-christophe.pellion@easii-ic.com
             ----------------------------------------------------------------------------
             LIBRARY ieee;
             USE ieee.std_logic_1164.ALL;
             LIBRARY grlib;
             USE grlib.amba.ALL;
             USE grlib.stdlib.ALL;
             USE grlib.devices.ALL;
             USE GRLIB.DMA2AHB_Package.ALL;
-            --USE GRLIB.DMA2AHB_TestPackage.ALL;
             LIBRARY lpp;
             USE lpp.lpp_amba.ALL;
             USE lpp.apb_devices_list.ALL;
             USE lpp.lpp_memory.ALL;
             LIBRARY techmap;
             USE techmap.gencomp.ALL;
             ENTITY fifo_test_dma IS
               GENERIC (
                 tech   : INTEGER := apa3;
                 pindex  : INTEGER := 0;
                 paddr   : INTEGER := 0;
                 pmask   : INTEGER := 16#fff#
                 );
               PORT (
                 -- AMBA AHB system signals
                 HCLK    : IN STD_ULOGIC;
                 HRESETn : IN STD_ULOGIC;
                 -- AMBA APB Slave Interface
                 apbi : IN  apb_slv_in_type;
                 apbo : OUT apb_slv_out_type;
                 -- FIFO Read interface
                 fifo_data  : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
                 fifo_empty : OUT STD_LOGIC;
                 fifo_ren   : IN  STD_LOGIC;
                 -- header
                 header         : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
                 header_val     : OUT STD_LOGIC;
                 header_ack     : IN  STD_LOGIC
                 );
             END;
             ARCHITECTURE Behavioral OF fifo_test_dma IS
               CONSTANT REVISION : INTEGER := 1;
               CONSTANT pconfig : apb_config_type := (
 => ahb_device_reg (VENDOR_LPP, 0 , 0, REVISION, 0),
 => apb_iobar(paddr, pmask));
               TYPE lpp_test_dma_regs IS RECORD
                 tt : STD_LOGIC;
               END RECORD;
               SIGNAL reg : lpp_test_dma_regs;
               SIGNAL prdata : STD_LOGIC_VECTOR(31 DOWNTO 0);
               -----------------------------------------------------------------------------
               SIGNAL fifo_empty_s : STD_LOGIC;
               SIGNAL fifo_raddr : STD_LOGIC_VECTOR(7 DOWNTO 0);
               SIGNAL fifo_wen   : STD_LOGIC;
               SIGNAL fifo_wdata : STD_LOGIC_VECTOR(31 DOWNTO 0);
               SIGNAL fifo_full  : STD_LOGIC;
               SIGNAL fifo_waddr : STD_LOGIC_VECTOR(7 DOWNTO 0);
               -----------------------------------------------------------------------------
               SIGNAL fifo_nb_data   : STD_LOGIC_VECTOR( 7 DOWNTO 0);
               SIGNAL fifo_nb_data_s : STD_LOGIC_VECTOR( 7 DOWNTO 0);
               -----------------------------------------------------------------------------
               SIGNAL header_s : STD_LOGIC_VECTOR(31 DOWNTO 0);
               SIGNAL header_val_s     :  STD_LOGIC;
             BEGIN
               lpp_fifo_i : lpp_fifo
                 GENERIC MAP (
                   tech         => tech,
                   Enable_ReUse => '0',
                   DataSz       => 32,
                   abits        => 8)
                 PORT MAP (
                   rstn  => HRESETn,
                   ReUse => '0',
                   rclk  => HCLK,
                   ren   => fifo_ren,
                   rdata => fifo_data,
                   empty => fifo_empty_s,
                   raddr => fifo_raddr,
                   wclk  => HCLK,
                   wen   => fifo_wen,
                   wdata => fifo_wdata,
                   full  => fifo_full,
                   waddr => fifo_waddr);             -- OUT
               fifo_nb_data_s(7)          <= '1' WHEN (fifo_waddr < fifo_raddr) ELSE '0';
               fifo_nb_data_s(6 DOWNTO 0) <= (OTHERS => '0');
               fifo_nb_data               <= (fifo_waddr - fifo_raddr) + fifo_nb_data_s;
               fifo_empty    <= fifo_empty_s;
               header        <= header_s;
               header_val    <= header_val_s;
               -----------------------------------------------------------------------------
               apb_reg_p : PROCESS (HCLK, HRESETn)
                 VARIABLE paddr : STD_LOGIC_VECTOR(7 DOWNTO 2);
               BEGIN  -- PROCESS lpp_dma_top
                 IF HRESETn = '0' THEN                 -- asynchronous reset (active low)
                   prdata             <= (OTHERS => '0');
                   fifo_wdata             <= (OTHERS => '0');
                   fifo_wen               <= '1';
                   header_val_s           <= '0';
                   header_s               <= (OTHERS => '0');
                 ELSIF HCLK'EVENT AND HCLK = '1' THEN  -- rising clock edge
                   paddr             := "000000";
                   paddr(7 DOWNTO 2) := apbi.paddr(7 DOWNTO 2);
                   fifo_wen          <= '1';
                   header_val_s          <= header_val_s AND (NOT header_ack);
                   IF (apbi.psel(pindex)) = '1' THEN
                     -- APB DMA READ  --
                     CASE paddr(7 DOWNTO 2) IS
                       WHEN "000000" => prdata( 7 DOWNTO  0) <= fifo_waddr;
                                        prdata(15 DOWNTO  8) <= fifo_raddr;
                                        prdata(23 DOWNTO 16) <= fifo_nb_data;
                                        prdata(24)           <= fifo_full;
                                        prdata(25)           <= fifo_empty_s;
                       WHEN "000001" => prdata(31 DOWNTO  0) <= header_s;
                       WHEN OTHERS => prdata <= (OTHERS => '0');
                     END CASE;
                     IF (apbi.pwrite AND apbi.penable) = '1' THEN
                       -- APB DMA WRITE --
                       CASE paddr(7 DOWNTO 2) IS
                         WHEN "000000" => fifo_wdata         <= apbi.pwdata;
                                          fifo_wen           <= '0';
                         WHEN "000001" => header_s           <= apbi.pwdata;
                                          header_val_s       <= '1';
                         WHEN OTHERS => NULL;
                       END CASE;
                     END IF;
                   END IF;
                 END IF;
               END PROCESS apb_reg_p;
               apbo.pirq    <= (OTHERS => '0');
               apbo.pindex  <= pindex;
               apbo.pconfig <= pconfig;
               apbo.prdata  <= prdata;
             END Behavioral;

lib/lpp/lpp_dma/lpp_dma.vhd +27 -6

             ------------------------------------------------------------------------------
             --  This file is a part of the LPP VHDL IP LIBRARY
             --  Copyright (C) 2009 - 2010, Laboratory of Plasmas Physic - CNRS
             --
             --  This program is free software; you can redistribute it and/or modify
             --  it under the terms of the GNU General Public License as published by
             --  the Free Software Foundation; either version 3 of the License, or
             --  (at your option) any later version.
             --
             --  This program is distributed in the hope that it will be useful,
             --  but WITHOUT ANY WARRANTY; without even the implied warranty of
             --  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
             --  GNU General Public License for more details.
             --
             --  You should have received a copy of the GNU General Public License
             --  along with this program; if not, write to the Free Software
             --  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
             -------------------------------------------------------------------------------
             -- Author : Jean-christophe Pellion
             -- Mail   : jean-christophe.pellion@lpp.polytechnique.fr
             --          jean-christophe.pellion@easii-ic.com
             ----------------------------------------------------------------------------
             LIBRARY ieee;
             USE ieee.std_logic_1164.ALL;
             USE ieee.numeric_std.ALL;
             LIBRARY grlib;
             USE grlib.amba.ALL;
             USE grlib.stdlib.ALL;
             USE grlib.devices.ALL;
             USE GRLIB.DMA2AHB_Package.ALL;
-            --USE GRLIB.DMA2AHB_TestPackage.ALL;
             LIBRARY lpp;
             USE lpp.lpp_amba.ALL;
             USE lpp.apb_devices_list.ALL;
             USE lpp.lpp_memory.ALL;
             USE lpp.lpp_dma_pkg.ALL;
             LIBRARY techmap;
             USE techmap.gencomp.ALL;
             ENTITY lpp_dma IS
               GENERIC (
                 tech   : INTEGER := inferred;
                 hindex : INTEGER := 2;
                 pindex : INTEGER := 4;
                 paddr  : INTEGER := 4;
                 pmask  : INTEGER := 16#fff#;
                 pirq   : INTEGER := 0);
               PORT (
                 -- AMBA AHB system signals
                 HCLK    : IN STD_ULOGIC;
                 HRESETn : IN STD_ULOGIC;
                 -- AMBA APB Slave Interface
                 apbi : IN  apb_slv_in_type;
                 apbo : OUT apb_slv_out_type;
                 -- AMBA AHB Master Interface
                 AHB_Master_In  : IN  AHB_Mst_In_Type;
                 AHB_Master_Out : OUT AHB_Mst_Out_Type;
                 -- fifo interface
                 fifo_data  : IN  STD_LOGIC_VECTOR(31 DOWNTO 0);
                 fifo_empty : IN  STD_LOGIC;
                 fifo_ren   : OUT STD_LOGIC;
                 -- header
                 header     : IN  STD_LOGIC_VECTOR(31 DOWNTO 0);
                 header_val : IN  STD_LOGIC;
                 header_ack : OUT STD_LOGIC
                 );
             END;
             ARCHITECTURE Behavioral OF lpp_dma IS
               -----------------------------------------------------------------------------
               SIGNAL DMAIn          : DMA_In_Type;
               SIGNAL header_dmai    : DMA_In_Type;
               SIGNAL component_dmai : DMA_In_Type;
               SIGNAL DMAOut         : DMA_OUt_Type;
               SIGNAL ready_matrix_f0_0             : STD_LOGIC;
               SIGNAL ready_matrix_f0_1             : STD_LOGIC;
               SIGNAL ready_matrix_f1               : STD_LOGIC;
               SIGNAL ready_matrix_f2               : STD_LOGIC;
               SIGNAL error_anticipating_empty_fifo : STD_LOGIC;
               SIGNAL error_bad_component_error     : STD_LOGIC;
               SIGNAL config_active_interruption_onNewMatrix : STD_LOGIC;
               SIGNAL config_active_interruption_onError     : STD_LOGIC;
               SIGNAL status_ready_matrix_f0_0               : STD_LOGIC;
               SIGNAL status_ready_matrix_f0_1               : STD_LOGIC;
               SIGNAL status_ready_matrix_f1                 : STD_LOGIC;
               SIGNAL status_ready_matrix_f2                 : STD_LOGIC;
               SIGNAL status_error_anticipating_empty_fifo   : STD_LOGIC;
               SIGNAL status_error_bad_component_error       : STD_LOGIC;
               SIGNAL addr_matrix_f0_0                       : STD_LOGIC_VECTOR(31 DOWNTO 0);
               SIGNAL addr_matrix_f0_1                       : STD_LOGIC_VECTOR(31 DOWNTO 0);
               SIGNAL addr_matrix_f1                         : STD_LOGIC_VECTOR(31 DOWNTO 0);
               SIGNAL addr_matrix_f2                         : STD_LOGIC_VECTOR(31 DOWNTO 0);
               -----------------------------------------------------------------------------
               -----------------------------------------------------------------------------
               -----------------------------------------------------------------------------
               TYPE state_DMAWriteBurst IS (IDLE,
                                            TRASH_FIFO,
                                            WAIT_HEADER_ACK,
                                            SEND_DATA,
                                            WAIT_DATA_ACK,
                                            CHECK_LENGTH
                                            );
               SIGNAL state : state_DMAWriteBurst := IDLE;
               SIGNAL nbSend                 : INTEGER;
               SIGNAL matrix_type            : STD_LOGIC_VECTOR(1 DOWNTO 0);
               SIGNAL component_type         : STD_LOGIC_VECTOR(3 DOWNTO 0);
               SIGNAL component_type_pre     : STD_LOGIC_VECTOR(3 DOWNTO 0);
               SIGNAL header_check_ok        : STD_LOGIC;
               SIGNAL address_matrix         : STD_LOGIC_VECTOR(31 DOWNTO 0);
               SIGNAL send_matrix            : STD_LOGIC;
               SIGNAL request                : STD_LOGIC;
               SIGNAL remaining_data_request : INTEGER;
               SIGNAL Address                : STD_LOGIC_VECTOR(31 DOWNTO 0);
               -----------------------------------------------------------------------------
               -----------------------------------------------------------------------------
               SIGNAL header_select          : STD_LOGIC;
               SIGNAL header_send    : STD_LOGIC;
               SIGNAL header_data    : STD_LOGIC_VECTOR(31 DOWNTO 0);
               SIGNAL header_send_ok : STD_LOGIC;
               SIGNAL header_send_ko : STD_LOGIC;
               SIGNAL component_send     : STD_LOGIC;
               SIGNAL component_send_ok  : STD_LOGIC;
               SIGNAL component_send_ko  : STD_LOGIC;
               -----------------------------------------------------------------------------
               SIGNAL fifo_ren_trash     : STD_LOGIC;
               SIGNAL component_fifo_ren : STD_LOGIC;
+              SIGNAL debug_reg : STD_LOGIC_VECTOR(31 DOWNTO 0);
             BEGIN
               -----------------------------------------------------------------------------
               -- DMA to AHB interface
               -----------------------------------------------------------------------------
               DMA2AHB_1 : DMA2AHB
                 GENERIC MAP (
                   hindex   => hindex,
                   vendorid => VENDOR_LPP,
                   deviceid => 0,
                   version  => 0,
                   syncrst  => 1,
-                  boundary => 0)
+                  boundary => 1)                    -- set TO TEST
                 PORT MAP (
                   HCLK    => HCLK,
                   HRESETn => HRESETn,
                   DMAIn   => DMAIn,
                   DMAOut  => DMAOut,
                   AHBIn   => AHB_Master_In,
                   AHBOut  => AHB_Master_Out);
+              debug_info: PROCESS (HCLK, HRESETn)
+              BEGIN  -- PROCESS debug_info
+                IF HRESETn = '0' THEN               -- asynchronous reset (active low)
+                  debug_reg <= (OTHERS => '0');
+                ELSIF HCLK'event AND HCLK = '1' THEN  -- rising clock edge
+                  debug_reg(0) <= debug_reg(0) OR (DMAOut.Retry );
+                  debug_reg(1) <= debug_reg(1) OR (DMAOut.Grant AND DMAOut.Retry) ;
+                  IF state = TRASH_FIFO THEN debug_reg(2) <= '1'; END IF;
+                  debug_reg(3) <= debug_reg(3) OR (header_send_ko);
+                  debug_reg(4) <= debug_reg(4) OR (header_send_ok);
+                  debug_reg(5) <= debug_reg(5) OR (component_send_ko);
+                  debug_reg(6) <= debug_reg(6) OR (component_send_ok);
+                  debug_reg(31 DOWNTO 7) <= (OTHERS => '1');
+                END IF;
+              END PROCESS debug_info;
               matrix_type    <= header(1 DOWNTO 0);
               component_type <= header(5 DOWNTO 2);
               send_matrix <= '1' WHEN matrix_type = "00" AND status_ready_matrix_f0_0 = '0' ELSE
                              '1' WHEN matrix_type = "01" AND status_ready_matrix_f0_1 = '0' ELSE
                              '1' WHEN matrix_type = "10" AND status_ready_matrix_f1 = '0'   ELSE
                              '1' WHEN matrix_type = "11" AND status_ready_matrix_f2 = '0'   ELSE
                              '0';
               header_check_ok <= '0' WHEN component_type = "1111" ELSE
                                  '1' WHEN component_type = "0000" AND component_type_pre = "1110" ELSE
                                  '1' WHEN component_type = component_type_pre + "0001"            ELSE
                                  '0';
               address_matrix <= addr_matrix_f0_0 WHEN matrix_type = "00" ELSE
                                 addr_matrix_f0_1 WHEN matrix_type = "01" ELSE
                                 addr_matrix_f1   WHEN matrix_type = "10" ELSE
                                 addr_matrix_f2   WHEN matrix_type = "11" ELSE
                                 (OTHERS => '0');
               -----------------------------------------------------------------------------
               -- DMA control
               -----------------------------------------------------------------------------
               DMAWriteFSM_p : PROCESS (HCLK, HRESETn)
               BEGIN  -- PROCESS DMAWriteBurst_p
                 IF HRESETn = '0' THEN                 -- asynchronous reset (active low)
                   state                         <= IDLE;
                   header_ack                    <= '0';
                   ready_matrix_f0_0             <= '0';
                   ready_matrix_f0_1             <= '0';
                   ready_matrix_f1               <= '0';
                   ready_matrix_f2               <= '0';
                   error_anticipating_empty_fifo <= '0';
                   error_bad_component_error     <= '0';
                   component_type_pre            <= "1110";
                   fifo_ren_trash                <= '1';
                   component_send                <= '0';
                   address                       <= (OTHERS => '0');
                   header_select                 <= '0';
                 ELSIF HCLK'EVENT AND HCLK = '1' THEN  -- rising clock edge
                   CASE state IS
                     WHEN IDLE =>
                       ready_matrix_f0_0 <= '0';
                       ready_matrix_f0_1 <= '0';
                       ready_matrix_f1   <= '0';
                       ready_matrix_f2   <= '0';
                       error_bad_component_error <= '0';
                       header_select                    <= '1';
                       IF header_val = '1' AND fifo_empty = '0' AND send_matrix = '1' THEN
                         IF header_check_ok = '1' THEN
                           header_data        <= header;
                           component_type_pre <= header(5 DOWNTO 2);
                           header_ack         <= '1';
                           --
                           header_send        <= '1';
                           IF component_type = "0000" THEN
                             address <= address_matrix;
                           END IF;
                           header_data <= header;
                           --
                           state       <= WAIT_HEADER_ACK;
                         ELSE
                           error_bad_component_error <= '1';
                           component_type_pre               <= "1110";
                           header_ack                       <= '1';
                           state                            <= TRASH_FIFO;
                         END IF;
                       END IF;
                     WHEN TRASH_FIFO =>
                       error_bad_component_error <= '0';
                       error_anticipating_empty_fifo <= '0';
                       IF fifo_empty = '1' THEN
                         state          <= IDLE;
                         fifo_ren_trash <= '1';
                       ELSE
                         fifo_ren_trash <= '0';
                       END IF;
                     WHEN WAIT_HEADER_ACK =>
                       header_send <= '0';
                       IF header_send_ko = '1' THEN
                         state <= TRASH_FIFO;
                         error_anticipating_empty_fifo <= '1';
                         -- TODO : error sending header
                       ELSIF header_send_ok = '1' THEN
                         header_select <= '0';
                         state         <= SEND_DATA;
                         address       <= address + 4;
                       END IF;
                     WHEN SEND_DATA =>
                       IF fifo_empty = '1' THEN
                         state <= IDLE;
                         IF component_type = "1110" THEN
                           CASE matrix_type IS
                             WHEN "00"  => ready_matrix_f0_0 <= '1';
                             WHEN "01"  => ready_matrix_f0_1 <= '1';
                             WHEN "10"  => ready_matrix_f1   <= '1';
                             WHEN "11"  => ready_matrix_f2   <= '1';
                             WHEN OTHERS => NULL;
                           END CASE;
                         END IF;
                       ELSE
                         component_send <= '1';
                         address        <= address;
                         state          <= WAIT_DATA_ACK;
                       END IF;
                     WHEN WAIT_DATA_ACK =>
                       component_send <= '0';
                       IF component_send_ok = '1' THEN
                         address <= address + 64;
                         state   <= SEND_DATA;
                       ELSIF component_send_ko = '1' THEN
                         error_anticipating_empty_fifo <= '0';
                         state <= TRASH_FIFO;
                       END IF;
                     WHEN CHECK_LENGTH =>
                       state <= IDLE;
                     WHEN OTHERS => NULL;
                   END CASE;
                 END IF;
               END PROCESS DMAWriteFSM_p;
               -----------------------------------------------------------------------------
               -- SEND 1 word by DMA
               -----------------------------------------------------------------------------
               lpp_dma_send_1word_1 : lpp_dma_send_1word
                 PORT MAP (
                   HCLK    => HCLK,
                   HRESETn => HRESETn,
                   DMAIn   => header_dmai,
                   DMAOut  => DMAOut,
                   send    => header_send,
                   address => address,
                   data    => header_data,
                   send_ok => header_send_ok,
                   send_ko => header_send_ko
                   );
               -----------------------------------------------------------------------------
               -- SEND 16 word by DMA (in burst mode)
               -----------------------------------------------------------------------------
               lpp_dma_send_16word_1 : lpp_dma_send_16word
                 PORT MAP (
                   HCLK    => HCLK,
                   HRESETn => HRESETn,
                   DMAIn   => component_dmai,
                   DMAOut  => DMAOut,
                   send    => component_send,
                   address => address,
                   data    => fifo_data,
                   ren     => component_fifo_ren,
                   send_ok => component_send_ok,
                   send_ko => component_send_ko);
               DMAIn    <= header_dmai    WHEN header_select = '1' ELSE component_dmai;
               fifo_ren <= fifo_ren_trash WHEN header_select = '1' ELSE component_fifo_ren;
               -----------------------------------------------------------------------------
               -- APB REGISTER
               -----------------------------------------------------------------------------
               lpp_dma_apbreg_2 : lpp_dma_apbreg
                 GENERIC MAP (
                   pindex => pindex,
                   paddr  => paddr,
                   pmask  => pmask,
                   pirq   => pirq)
                 PORT MAP (
                   HCLK                                   => HCLK,
                   HRESETn                                => HRESETn,
                   apbi                                   => apbi,
                   apbo                                   => apbo,
                   -- IN
                   ready_matrix_f0_0                      => ready_matrix_f0_0,
                   ready_matrix_f0_1                      => ready_matrix_f0_1,
                   ready_matrix_f1                        => ready_matrix_f1,
                   ready_matrix_f2                        => ready_matrix_f2,
                   error_anticipating_empty_fifo          => error_anticipating_empty_fifo,
                   error_bad_component_error              => error_bad_component_error,
+                  --
+                  debug_reg                              => debug_reg,
                   -- OUT
                   status_ready_matrix_f0_0               => status_ready_matrix_f0_0,
                   status_ready_matrix_f0_1               => status_ready_matrix_f0_1,
                   status_ready_matrix_f1                 => status_ready_matrix_f1,
                   status_ready_matrix_f2                 => status_ready_matrix_f2,
                   status_error_anticipating_empty_fifo   => status_error_anticipating_empty_fifo,
                   status_error_bad_component_error       => status_error_bad_component_error,
                   config_active_interruption_onNewMatrix => config_active_interruption_onNewMatrix,  -- TODO
                   config_active_interruption_onError     => config_active_interruption_onError,      -- TODO
                   addr_matrix_f0_0                       => addr_matrix_f0_0,
                   addr_matrix_f0_1                       => addr_matrix_f0_1,
                   addr_matrix_f1                         => addr_matrix_f1,
                   addr_matrix_f2                         => addr_matrix_f2);
-              -----------------------------------------------------------------------------
+             -----------------------------------------------------------------------------
             END Behavioral;

lib/lpp/lpp_dma/lpp_dma_apbreg.vhd +16 -11

             ------------------------------------------------------------------------------
             --  This file is a part of the LPP VHDL IP LIBRARY
             --  Copyright (C) 2009 - 2010, Laboratory of Plasmas Physic - CNRS
             --
             --  This program is free software; you can redistribute it and/or modify
             --  it under the terms of the GNU General Public License as published by
             --  the Free Software Foundation; either version 3 of the License, or
             --  (at your option) any later version.
             --
             --  This program is distributed in the hope that it will be useful,
             --  but WITHOUT ANY WARRANTY; without even the implied warranty of
             --  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
             --  GNU General Public License for more details.
             --
             --  You should have received a copy of the GNU General Public License
             --  along with this program; if not, write to the Free Software
             --  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
             -------------------------------------------------------------------------------
             -- Author : Jean-christophe Pellion
             -- Mail   : jean-christophe.pellion@lpp.polytechnique.fr
             --          jean-christophe.pellion@easii-ic.com
             ----------------------------------------------------------------------------
             LIBRARY ieee;
             USE ieee.std_logic_1164.ALL;
             USE ieee.numeric_std.ALL;
             LIBRARY grlib;
             USE grlib.amba.ALL;
             USE grlib.stdlib.ALL;
             USE grlib.devices.ALL;
             LIBRARY lpp;
             USE lpp.lpp_amba.ALL;
             USE lpp.apb_devices_list.ALL;
             USE lpp.lpp_memory.ALL;
             LIBRARY techmap;
             USE techmap.gencomp.ALL;
             ENTITY lpp_dma_apbreg IS
               GENERIC (
                 pindex : INTEGER := 4;
                 paddr  : INTEGER := 4;
                 pmask  : INTEGER := 16#fff#;
                 pirq   : INTEGER := 0);
               PORT (
                 -- AMBA AHB system signals
                 HCLK    : IN STD_ULOGIC;
                 HRESETn : IN STD_ULOGIC;
                 -- AMBA APB Slave Interface
                 apbi : IN  apb_slv_in_type;
                 apbo : OUT apb_slv_out_type;
                 -- IN
                 ready_matrix_f0_0             : IN STD_LOGIC;
                 ready_matrix_f0_1             : IN STD_LOGIC;
                 ready_matrix_f1               : IN STD_LOGIC;
                 ready_matrix_f2               : IN STD_LOGIC;
                 error_anticipating_empty_fifo : IN STD_LOGIC;
                 error_bad_component_error     : IN STD_LOGIC;
+                debug_reg                     : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
                 -- OUT
                 status_ready_matrix_f0_0             : OUT STD_LOGIC;
                 status_ready_matrix_f0_1             : OUT STD_LOGIC;
                 status_ready_matrix_f1               : OUT STD_LOGIC;
                 status_ready_matrix_f2               : OUT STD_LOGIC;
                 status_error_anticipating_empty_fifo : OUT STD_LOGIC;
                 status_error_bad_component_error     : OUT STD_LOGIC;
                 config_active_interruption_onNewMatrix : OUT STD_LOGIC;
                 config_active_interruption_onError     : OUT STD_LOGIC;
                 addr_matrix_f0_0                       : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
                 addr_matrix_f0_1                       : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
                 addr_matrix_f1                         : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
                 addr_matrix_f2                         : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
                 );
             END lpp_dma_apbreg;
             ARCHITECTURE beh OF lpp_dma_apbreg IS
               CONSTANT REVISION : INTEGER := 1;
               CONSTANT pconfig : apb_config_type := (
 => ahb_device_reg (VENDOR_LPP, LPP_DMA_TYPE, 0, REVISION, pirq),
 => apb_iobar(paddr, pmask));
               TYPE lpp_dma_regs IS RECORD
                 config_active_interruption_onNewMatrix : STD_LOGIC;
                 config_active_interruption_onError     : STD_LOGIC;
                 status_ready_matrix_f0_0               : STD_LOGIC;
                 status_ready_matrix_f0_1               : STD_LOGIC;
                 status_ready_matrix_f1                 : STD_LOGIC;
                 status_ready_matrix_f2                 : STD_LOGIC;
                 status_error_anticipating_empty_fifo   : STD_LOGIC;
                 status_error_bad_component_error       : STD_LOGIC;
                 addr_matrix_f0_0                       : STD_LOGIC_VECTOR(31 DOWNTO 0);
                 addr_matrix_f0_1                       : STD_LOGIC_VECTOR(31 DOWNTO 0);
                 addr_matrix_f1                         : STD_LOGIC_VECTOR(31 DOWNTO 0);
                 addr_matrix_f2                         : STD_LOGIC_VECTOR(31 DOWNTO 0);
               END RECORD;
               SIGNAL reg : lpp_dma_regs;
               SIGNAL prdata : STD_LOGIC_VECTOR(31 DOWNTO 0);
             BEGIN  -- beh
               status_ready_matrix_f0_0             <= reg.status_ready_matrix_f0_0;
               status_ready_matrix_f0_1             <= reg.status_ready_matrix_f0_1;
               status_ready_matrix_f1               <= reg.status_ready_matrix_f1;
               status_ready_matrix_f2               <= reg.status_ready_matrix_f2;
               status_error_anticipating_empty_fifo <= reg.status_error_anticipating_empty_fifo;
               status_error_bad_component_error     <= reg.status_error_bad_component_error;
               config_active_interruption_onNewMatrix <= reg.config_active_interruption_onNewMatrix;
               config_active_interruption_onError     <= reg.config_active_interruption_onError;
               addr_matrix_f0_0                       <= reg.addr_matrix_f0_0;
               addr_matrix_f0_1                       <= reg.addr_matrix_f0_1;
               addr_matrix_f1                         <= reg.addr_matrix_f1;
               addr_matrix_f2                         <= reg.addr_matrix_f2;
               lpp_dma_apbreg : PROCESS (HCLK, HRESETn)
                 VARIABLE paddr : STD_LOGIC_VECTOR(7 DOWNTO 2);
               BEGIN  -- PROCESS lpp_dma_top
                 IF HRESETn = '0' THEN                 -- asynchronous reset (active low)
                   reg.config_active_interruption_onNewMatrix <= '0';
                   reg.config_active_interruption_onError     <= '0';
                   reg.status_ready_matrix_f0_0               <= '0';
                   reg.status_ready_matrix_f0_1               <= '0';
                   reg.status_ready_matrix_f1                 <= '0';
                   reg.status_ready_matrix_f2                 <= '0';
                   reg.status_error_anticipating_empty_fifo   <= '0';
                   reg.status_error_bad_component_error       <= '0';
                   reg.addr_matrix_f0_0                       <= (OTHERS => '0');
                   reg.addr_matrix_f0_1                       <= (OTHERS => '0');
                   reg.addr_matrix_f1                         <= (OTHERS => '0');
                   reg.addr_matrix_f2                         <= (OTHERS => '0');
                   prdata                                     <= (OTHERS => '0');
                 ELSIF HCLK'EVENT AND HCLK = '1' THEN  -- rising clock edge
                   reg.status_ready_matrix_f0_0 <= reg.status_ready_matrix_f0_0 OR ready_matrix_f0_0;
                   reg.status_ready_matrix_f0_1 <= reg.status_ready_matrix_f0_1 OR ready_matrix_f0_1;
                   reg.status_ready_matrix_f1   <= reg.status_ready_matrix_f1 OR ready_matrix_f1;
                   reg.status_ready_matrix_f2   <= reg.status_ready_matrix_f2 OR ready_matrix_f2;
                   reg.status_error_anticipating_empty_fifo <= reg.status_error_anticipating_empty_fifo OR error_anticipating_empty_fifo;
                   reg.status_error_bad_component_error     <= reg.status_error_bad_component_error OR error_bad_component_error;
                   paddr             := "000000";
                   paddr(7 DOWNTO 2) := apbi.paddr(7 DOWNTO 2);
                   prdata            <= (OTHERS => '0');
                   IF apbi.psel(pindex) = '1' THEN
                     -- APB DMA READ  --
                     CASE paddr(7 DOWNTO 2) IS
                       WHEN "000000" => prdata(0) <= reg.config_active_interruption_onNewMatrix;
                                        prdata(1) <= reg.config_active_interruption_onError;
                       WHEN "000001" => prdata(0) <= reg.status_ready_matrix_f0_0;
                                        prdata(1) <= reg.status_ready_matrix_f0_1;
                                        prdata(2) <= reg.status_ready_matrix_f1;
                                        prdata(3) <= reg.status_ready_matrix_f2;
                                        prdata(4) <= reg.status_error_anticipating_empty_fifo;
                                        prdata(5) <= reg.status_error_bad_component_error;
                       WHEN "000010" => prdata <= reg.addr_matrix_f0_0;
                       WHEN "000011" => prdata <= reg.addr_matrix_f0_1;
                       WHEN "000100" => prdata <= reg.addr_matrix_f1;
                       WHEN "000101" => prdata <= reg.addr_matrix_f2;
+                      WHEN "000110" => prdata <= debug_reg;
                       WHEN OTHERS   => NULL;
                     END CASE;
                     IF (apbi.pwrite AND apbi.penable) = '1' THEN
                       -- APB DMA WRITE --
                       CASE paddr(7 DOWNTO 2) IS
                         WHEN "000000" => reg.config_active_interruption_onNewMatrix <= apbi.pwdata(0);
-                                         reg.config_active_interruption_onError     <= apbi.pwdata(1);
+                                         reg.config_active_interruption_onError <= apbi.pwdata(1);
-                        WHEN "000001" => reg.status_ready_matrix_f0_0               <= apbi.pwdata(0);
+                        WHEN "000001" => reg.status_ready_matrix_f0_0 <= apbi.pwdata(0);
-                                         reg.status_ready_matrix_f0_1               <= apbi.pwdata(1);
+                                         reg.status_ready_matrix_f0_1             <= apbi.pwdata(1);
-                                         reg.status_ready_matrix_f1                 <= apbi.pwdata(2);
+                                         reg.status_ready_matrix_f1               <= apbi.pwdata(2);
-                                         reg.status_ready_matrix_f2                 <= apbi.pwdata(3);
+                                         reg.status_ready_matrix_f2               <= apbi.pwdata(3);
-                                         reg.status_error_anticipating_empty_fifo   <= apbi.pwdata(4);
+                                         reg.status_error_anticipating_empty_fifo <= apbi.pwdata(4);
-                                         reg.status_error_bad_component_error       <= apbi.pwdata(5);
+                                         reg.status_error_bad_component_error     <= apbi.pwdata(5);
-                        WHEN "000010" => reg.addr_matrix_f0_0                       <= apbi.pwdata;
+                        WHEN "000010" => reg.addr_matrix_f0_0 <= apbi.pwdata;
-                        WHEN "000011" => reg.addr_matrix_f0_1                       <= apbi.pwdata;
+                        WHEN "000011" => reg.addr_matrix_f0_1 <= apbi.pwdata;
-                        WHEN "000100" => reg.addr_matrix_f1                         <= apbi.pwdata;
+                        WHEN "000100" => reg.addr_matrix_f1   <= apbi.pwdata;
-                        WHEN "000101" => reg.addr_matrix_f2                         <= apbi.pwdata;
+                        WHEN "000101" => reg.addr_matrix_f2   <= apbi.pwdata;
                         WHEN OTHERS   => NULL;
                       END CASE;
                     END IF;
                   END IF;
                 END IF;
               END PROCESS lpp_dma_apbreg;
               apbo.pirq    <= (OTHERS => '0');
               apbo.pindex  <= pindex;
               apbo.pconfig <= pconfig;
               apbo.prdata  <= prdata;
             END beh;

lib/lpp/lpp_dma/lpp_dma_pkg.vhd +1 0

             ------------------------------------------------------------------------------
             --  This file is a part of the LPP VHDL IP LIBRARY
             --  Copyright (C) 2009 - 2010, Laboratory of Plasmas Physic - CNRS
             --
             --  This program is free software; you can redistribute it and/or modify
             --  it under the terms of the GNU General Public License as published by
             --  the Free Software Foundation; either version 3 of the License, or
             --  (at your option) any later version.
             --
             --  This program is distributed in the hope that it will be useful,
             --  but WITHOUT ANY WARRANTY; without even the implied warranty of
             --  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
             --  GNU General Public License for more details.
             --
             --  You should have received a copy of the GNU General Public License
             --  along with this program; if not, write to the Free Software
             --  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
             -------------------------------------------------------------------------------
             -- Author : Jean-christophe Pellion
             -- Mail   : jean-christophe.pellion@lpp.polytechnique.fr
             --          jean-christophe.pellion@easii-ic.com
             ----------------------------------------------------------------------------
             LIBRARY ieee;
             USE ieee.std_logic_1164.ALL;
             LIBRARY grlib;
             USE grlib.amba.ALL;
             USE std.textio.ALL;
             LIBRARY grlib;
             USE grlib.amba.ALL;
             USE grlib.stdlib.ALL;
             USE GRLIB.DMA2AHB_Package.ALL;
             LIBRARY techmap;
             USE techmap.gencomp.ALL;
             LIBRARY lpp;
             USE lpp.lpp_amba.ALL;
             USE lpp.apb_devices_list.ALL;
             USE lpp.lpp_memory.ALL;
             PACKAGE lpp_dma_pkg IS
               COMPONENT lpp_dma
                 GENERIC (
                   tech   : INTEGER;
                   hindex : INTEGER;
                   pindex : INTEGER;
                   paddr  : INTEGER;
                   pmask  : INTEGER;
                   pirq   : INTEGER);
                 PORT (
                   HCLK           : IN  STD_ULOGIC;
                   HRESETn        : IN  STD_ULOGIC;
                   apbi           : IN  apb_slv_in_type;
                   apbo           : OUT apb_slv_out_type;
                   AHB_Master_In  : IN  AHB_Mst_In_Type;
                   AHB_Master_Out : OUT AHB_Mst_Out_Type;
                   -- fifo interface
                   fifo_data      : IN  STD_LOGIC_VECTOR(31 DOWNTO 0);
                   fifo_empty     : IN  STD_LOGIC;
                   fifo_ren       : OUT STD_LOGIC;
                   -- header
                   header         : IN  STD_LOGIC_VECTOR(31 DOWNTO 0);
                   header_val     : IN  STD_LOGIC;
                   header_ack     : OUT STD_LOGIC);
               END COMPONENT;
               COMPONENT fifo_test_dma
                 GENERIC (
                   tech   : INTEGER;
                   pindex : INTEGER;
                   paddr  : INTEGER;
                   pmask  : INTEGER);
                 PORT (
                   HCLK       : IN  STD_ULOGIC;
                   HRESETn    : IN  STD_ULOGIC;
                   apbi       : IN  apb_slv_in_type;
                   apbo       : OUT apb_slv_out_type;
                   -- fifo interface
                   fifo_data  : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
                   fifo_empty : OUT STD_LOGIC;
                   fifo_ren   : IN  STD_LOGIC;
                   -- header
                   header     : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
                   header_val : OUT STD_LOGIC;
                   header_ack : IN  STD_LOGIC
                   );
               END COMPONENT;
               COMPONENT lpp_dma_apbreg
                 GENERIC (
                   pindex : INTEGER;
                   paddr  : INTEGER;
                   pmask  : INTEGER;
                   pirq   : INTEGER);
                 PORT (
                   HCLK                          : IN  STD_ULOGIC;
                   HRESETn                       : IN  STD_ULOGIC;
                   apbi                          : IN  apb_slv_in_type;
                   apbo                          : OUT apb_slv_out_type;
                   -- IN
                   ready_matrix_f0_0             : IN  STD_LOGIC;
                   ready_matrix_f0_1             : IN  STD_LOGIC;
                   ready_matrix_f1               : IN  STD_LOGIC;
                   ready_matrix_f2               : IN  STD_LOGIC;
                   error_anticipating_empty_fifo : IN  STD_LOGIC;
                   error_bad_component_error     : IN  STD_LOGIC;
+                  debug_reg                     : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
                   -- OUT
                   status_ready_matrix_f0_0             : OUT STD_LOGIC;
                   status_ready_matrix_f0_1             : OUT STD_LOGIC;
                   status_ready_matrix_f1               : OUT STD_LOGIC;
                   status_ready_matrix_f2               : OUT STD_LOGIC;
                   status_error_anticipating_empty_fifo : OUT STD_LOGIC;
                   status_error_bad_component_error     : OUT STD_LOGIC;
                   config_active_interruption_onNewMatrix : OUT STD_LOGIC;
                   config_active_interruption_onError     : OUT STD_LOGIC;
                   addr_matrix_f0_0                       : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
                   addr_matrix_f0_1                       : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
                   addr_matrix_f1                         : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
                   addr_matrix_f2                         : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
                   );
               END COMPONENT;
               COMPONENT lpp_dma_send_1word
                 PORT (
                   HCLK    : IN  STD_ULOGIC;
                   HRESETn : IN  STD_ULOGIC;
                   DMAIn   : OUT DMA_In_Type;
                   DMAOut  : IN  DMA_OUt_Type;
                   send    : IN  STD_LOGIC;
                   address : IN  STD_LOGIC_VECTOR(31 DOWNTO 0);
                   data    : IN  STD_LOGIC_VECTOR(31 DOWNTO 0);
                   send_ok : OUT STD_LOGIC;
                   send_ko : OUT STD_LOGIC);
               END COMPONENT;
               COMPONENT lpp_dma_send_16word
                 PORT (
                   HCLK    : IN  STD_ULOGIC;
                   HRESETn : IN  STD_ULOGIC;
                   DMAIn   : OUT DMA_In_Type;
                   DMAOut  : IN  DMA_OUt_Type;
                   send    : IN  STD_LOGIC;
                   address : IN  STD_LOGIC_VECTOR(31 DOWNTO 0);
                   data    : IN  STD_LOGIC_VECTOR(31 DOWNTO 0);
                   ren     : OUT STD_LOGIC;
                   send_ok : OUT STD_LOGIC;
                   send_ko : OUT STD_LOGIC);
               END COMPONENT;
               COMPONENT fifo_latency_correction
                 PORT (
                   HCLK       : IN  STD_ULOGIC;
                   HRESETn    : IN  STD_ULOGIC;
                   fifo_data  : IN  STD_LOGIC_VECTOR(31 DOWNTO 0);
                   fifo_empty : IN  STD_LOGIC;
                   fifo_ren   : OUT STD_LOGIC;
                   dma_data   : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
                   dma_empty  : OUT STD_LOGIC;
                   dma_ren    : IN  STD_LOGIC);
               END COMPONENT;
             END;

lib/lpp/lpp_dma/lpp_dma_send_16word.vhd +76 -65

+            ------------------------------------------------------------------------------
+            --  This file is a part of the LPP VHDL IP LIBRARY
+            --  Copyright (C) 2009 - 2010, Laboratory of Plasmas Physic - CNRS
+            --
+            --  This program is free software; you can redistribute it and/or modify
+            --  it under the terms of the GNU General Public License as published by
+            --  the Free Software Foundation; either version 3 of the License, or
+            --  (at your option) any later version.
+            --
+            --  This program is distributed in the hope that it will be useful,
+            --  but WITHOUT ANY WARRANTY; without even the implied warranty of
+            --  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+            --  GNU General Public License for more details.
+            --
+            --  You should have received a copy of the GNU General Public License
+            --  along with this program; if not, write to the Free Software
+            --  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
+            -------------------------------------------------------------------------------
+            -- Author : Jean-christophe Pellion
+            -- Mail   : jean-christophe.pellion@lpp.polytechnique.fr
+            --          jean-christophe.pellion@easii-ic.com
+            ----------------------------------------------------------------------------
             LIBRARY ieee;
             USE ieee.std_logic_1164.ALL;
             USE ieee.numeric_std.ALL;
             LIBRARY grlib;
             USE grlib.amba.ALL;
             USE grlib.stdlib.ALL;
             USE grlib.devices.ALL;
             USE GRLIB.DMA2AHB_Package.ALL;
             LIBRARY lpp;
             USE lpp.lpp_amba.ALL;
             USE lpp.apb_devices_list.ALL;
             USE lpp.lpp_memory.ALL;
             LIBRARY techmap;
             USE techmap.gencomp.ALL;
             ENTITY lpp_dma_send_16word IS
               PORT (
                 -- AMBA AHB system signals
                 HCLK    : IN STD_ULOGIC;
                 HRESETn : IN STD_ULOGIC;
                 -- DMA
                 DMAIn  : OUT DMA_In_Type;
                 DMAOut : IN  DMA_OUt_Type;
                 --
                 send    : IN  STD_LOGIC;
                 address : IN  STD_LOGIC_VECTOR(31 DOWNTO 0);
                 data    : IN  STD_LOGIC_VECTOR(31 DOWNTO 0);
-                ren     : OUT  STD_LOGIC;
+                ren     : OUT STD_LOGIC;
                 --
                 send_ok : OUT STD_LOGIC;
                 send_ko : OUT STD_LOGIC
                 );
             END lpp_dma_send_16word;
             ARCHITECTURE beh OF lpp_dma_send_16word IS
-              TYPE   state_fsm_send_16word IS (IDLE, REQUEST_BUS, SEND_DATA, ERROR0, ERROR1,WAIT_LAST_READY);
+              TYPE   state_fsm_send_16word IS (IDLE, REQUEST_BUS, SEND_DATA, ERROR0, ERROR1, WAIT_LAST_READY);
               SIGNAL state : state_fsm_send_16word;
-              SIGNAL data_counter : INTEGER;
+              SIGNAL data_counter  : INTEGER;
               SIGNAL grant_counter : INTEGER;
             BEGIN  -- beh
-              DMAIn.Beat      <= HINCR16;
+              DMAIn.Beat <= HINCR16;
-              DMAIn.Size      <= HSIZE32;
+              DMAIn.Size <= HSIZE32;
               PROCESS (HCLK, HRESETn)
               BEGIN  -- PROCESS
-                IF HRESETn = '0' THEN                 -- asynchronous reset (active low)
+                IF HRESETn = '0' THEN               -- asynchronous reset (active low)
-                  state          <= IDLE;
+                  state   <= IDLE;
-                  send_ok        <= '0';
+                  send_ok <= '0';
-                  send_ko        <= '0';
+                  send_ko <= '0';
-                  DMAIn.Reset     <= '0';
+                  DMAIn.Reset   <= '0';
-                  DMAIn.Address   <= (OTHERS => '0');
+                  DMAIn.Address <= (OTHERS => '0');
-            --      DMAIn.Data      <= (others => '0');
+                  DMAIn.Request <= '0';
-                  DMAIn.Request   <= '0';
+                  DMAIn.Store   <= '0';
-                  DMAIn.Store     <= '0';
+                  DMAIn.Burst   <= '1';
-                  DMAIn.Burst     <= '1';
+                  DMAIn.Lock    <= '0';
-                  DMAIn.Lock      <= '0';
+                  data_counter  <= 0;
-                  data_counter    <= 0;
                 ELSIF HCLK'EVENT AND HCLK = '1' THEN  -- rising clock edge
                   CASE state IS
                     WHEN IDLE =>
-            --          ren          <= '1';
                       DMAIn.Store   <= '1';
                       DMAIn.Request <= '0';
-                      send_ok      <= '0';
+                      send_ok       <= '0';
-                      send_ko      <= '0';
+                      send_ko       <= '0';
-                      DMAIn.Address   <= address;
+                      DMAIn.Address <= address;
-                      data_counter    <= 0;
+                      data_counter  <= 0;
-                      DMAIn.Lock      <= '0';       -- FIX test
+                      DMAIn.Lock    <= '0';         -- FIX test
                       IF send = '1' THEN
-                        state        <= REQUEST_BUS;
+                        state         <= REQUEST_BUS;
-                        DMAIn.Request   <= '1';
+                        DMAIn.Request <= '1';
-                        DMAIn.Lock      <= '1'; -- FIX test
+                        DMAIn.Lock    <= '1';       -- FIX test
-                        DMAIn.Store     <= '1';
+                        DMAIn.Store   <= '1';
                       END IF;
                     WHEN REQUEST_BUS =>
-            --          ren            <= '1';
+                      IF DMAOut.Grant = '1' THEN
-                      IF DMAOut.Grant='1' THEN
+                        data_counter  <= 1;
-                        data_counter        <= 1;
+                        grant_counter <= 1;
-                        grant_counter       <= 1;
+                        state         <= SEND_DATA;
-            --          ren                 <= '0';
-                        state               <= SEND_DATA;
                       END IF;
                     WHEN SEND_DATA =>
-            --          ren            <= '1';
                       IF DMAOut.Fault = '1' THEN
-                        DMAIn.Reset     <= '0';
+                        DMAIn.Reset   <= '0';
-                        DMAIn.Address   <= (others => '0');
+                        DMAIn.Address <= (OTHERS => '0');
-            --            DMAIn.Data      <= (others => '0');
+                        DMAIn.Request <= '0';
-                        DMAIn.Request   <= '0';
+                        DMAIn.Store   <= '0';
-                        DMAIn.Store     <= '0';
+                        DMAIn.Burst   <= '0';
-                        DMAIn.Burst     <= '0';
+                        state         <= ERROR0;
-                        state        <= ERROR0;
                       ELSE
                         IF DMAOut.Grant = '1' THEN
-                          if grant_counter = 15 then
+                          IF grant_counter = 15 THEN
-                            DMAIn.Reset     <= '0';
+                            DMAIn.Reset   <= '0';
-                            DMAIn.Request   <= '0';
+                            DMAIn.Request <= '0';
-                            DMAIn.Store     <= '0';
+                            DMAIn.Store   <= '0';
-                            DMAIn.Burst     <= '0';
+                            DMAIn.Burst   <= '0';
-                          else
+                          ELSE
-                            grant_counter  <= grant_counter+1;
+                            grant_counter <= grant_counter+1;
-                          end if;
+                          END IF;
                         END IF;
                         IF DMAOut.OKAY = '1' THEN
                           IF data_counter = 15 THEN
-                            DMAIn.Address   <= (others => '0');
+                            DMAIn.Address <= (OTHERS => '0');
-                            state           <= WAIT_LAST_READY;
+                            state         <= WAIT_LAST_READY;
                           ELSE
-                            --DMAIn.Data    <= data;
+                            data_counter <= data_counter + 1;
-                            data_counter  <= data_counter + 1;
-            --                ren           <= '0';
                           END IF;
                         END IF;
                       END IF;
                     WHEN WAIT_LAST_READY =>
-            --          ren          <= '1';
                       IF DMAOut.Ready = '1' THEN
                         IF grant_counter = 15 THEN
                           state   <= IDLE;
                           send_ok <= '1';
                           send_ko <= '0';
                         ELSE
                           state <= ERROR0;
                         END IF;
                       END IF;
                     WHEN ERROR0 =>
-            --          ren   <= '1';
                       state <= ERROR1;
                     WHEN ERROR1 =>
                       send_ok <= '0';
                       send_ko <= '1';
-            --          ren     <= '1';
+                      state   <= IDLE;
-                      state   <= IDLE;
                     WHEN OTHERS => NULL;
                   END CASE;
                 END IF;
               END PROCESS;
-              DMAIn.Data          <= data;
+              DMAIn.Data <= data;
-              ren <= '0' WHEN DMAOut.OKAY = '1'    AND state = SEND_DATA  ELSE
+              ren <= '0' WHEN DMAOut.OKAY = '1' AND state = SEND_DATA ELSE
-                     '0' WHEN state = REQUEST_BUS  AND DMAOut.Grant = '1' ELSE
+                     '0' WHEN state = REQUEST_BUS AND DMAOut.Grant = '1' ELSE
                      '1';
             END beh;

lib/lpp/lpp_dma/lpp_dma_send_1word.vhd +22 0

+            ------------------------------------------------------------------------------
+            --  This file is a part of the LPP VHDL IP LIBRARY
+            --  Copyright (C) 2009 - 2010, Laboratory of Plasmas Physic - CNRS
+            --
+            --  This program is free software; you can redistribute it and/or modify
+            --  it under the terms of the GNU General Public License as published by
+            --  the Free Software Foundation; either version 3 of the License, or
+            --  (at your option) any later version.
+            --
+            --  This program is distributed in the hope that it will be useful,
+            --  but WITHOUT ANY WARRANTY; without even the implied warranty of
+            --  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+            --  GNU General Public License for more details.
+            --
+            --  You should have received a copy of the GNU General Public License
+            --  along with this program; if not, write to the Free Software
+            --  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
+            -------------------------------------------------------------------------------
+            -- Author : Jean-christophe Pellion
+            -- Mail   : jean-christophe.pellion@lpp.polytechnique.fr
+            --          jean-christophe.pellion@easii-ic.com
+            ----------------------------------------------------------------------------
             LIBRARY ieee;
             USE ieee.std_logic_1164.ALL;
             USE ieee.numeric_std.ALL;
             LIBRARY grlib;
             USE grlib.amba.ALL;
             USE grlib.stdlib.ALL;
             USE grlib.devices.ALL;
             USE GRLIB.DMA2AHB_Package.ALL;
             LIBRARY lpp;
             USE lpp.lpp_amba.ALL;
             USE lpp.apb_devices_list.ALL;
             USE lpp.lpp_memory.ALL;
             LIBRARY techmap;
             USE techmap.gencomp.ALL;
             ENTITY lpp_dma_send_1word IS
               PORT (
                 -- AMBA AHB system signals
                 HCLK    : IN STD_ULOGIC;
                 HRESETn : IN STD_ULOGIC;
                 -- DMA
                 DMAIn  : OUT DMA_In_Type;
                 DMAOut : IN  DMA_OUt_Type;
                 --
                 send    : IN  STD_LOGIC;
                 address : IN  STD_LOGIC_VECTOR(31 DOWNTO 0);
                 data    : IN  STD_LOGIC_VECTOR(31 DOWNTO 0);
                 --
                 send_ok : OUT STD_LOGIC;
                 send_ko : OUT STD_LOGIC
                 );
             END lpp_dma_send_1word;
             ARCHITECTURE beh OF lpp_dma_send_1word IS
               TYPE   state_fsm_send_1word IS (IDLE, REQUEST_BUS, SEND_DATA, ERROR0, ERROR1);
               SIGNAL state : state_fsm_send_1word;
             BEGIN  -- beh
               DMAIn.Reset   <= '0';
               DMAIn.Address <= address;
               DMAIn.Data    <= data;
               DMAIn.Beat    <= (OTHERS => '0');
               DMAIn.Size    <= HSIZE32;
               DMAIn.Burst   <= '0';
               PROCESS (HCLK, HRESETn)
               BEGIN  -- PROCESS
                 IF HRESETn = '0' THEN                 -- asynchronous reset (active low)
                   state        <= IDLE;
                   DMAIn.Request <= '0';
                   DMAIn.Store   <= '0';
                   send_ok      <= '0';
                   send_ko      <= '0';
                   DMAIn.Lock    <= '0';
                 ELSIF HCLK'EVENT AND HCLK = '1' THEN  -- rising clock edge
                   CASE state IS
                     WHEN IDLE =>
                       DMAIn.Store   <= '1';
                       DMAIn.Request <= '0';
                       send_ok      <= '0';
                       send_ko      <= '0';
                       DMAIn.Lock    <= '0';
                       IF send = '1' THEN
                         DMAIn.Request <= '1';
                         DMAIn.Lock    <= '1';
                         state        <= REQUEST_BUS;
                       END IF;
                     WHEN REQUEST_BUS =>
                       IF DMAOut.Grant = '1' THEN
                         DMAIn.Request <= '0';
                         DMAIn.Store   <= '0';
                         state        <= SEND_DATA;
                       END IF;
                     WHEN SEND_DATA =>
                       IF DMAOut.Fault = '1' THEN
                         DMAIn.Request <= '0';
                         DMAIn.Store   <= '0';
                         state        <= ERROR0;
                       ELSIF DMAOut.Ready = '1' THEN
                         DMAIn.Request <= '0';
                         DMAIn.Store   <= '0';
                         send_ok      <= '1';
                         send_ko      <= '0';
                         state        <= IDLE;
                       END IF;
                     WHEN ERROR0 =>
                       state <= ERROR1;
                     WHEN ERROR1 =>
                       send_ok <= '0';
                       send_ko <= '1';
                       state   <= IDLE;
                     WHEN OTHERS => NULL;
                   END CASE;
                 END IF;
               END PROCESS;
             END beh;

General Comments 0

Write
Preview

You need to be logged in to leave comments. Login now

No TODOs yet

	Site-wide shortcuts
/	Use quick search box
g h	Goto home page
g g	Goto my private gists page
g G	Goto my public gists page
g 0-9	Goto bookmarked items from 0-9
n r	New repository page
n g	New gist page

	Repositories
g s	Goto summary page
g c	Goto changelog page
g f	Goto files page
g F	Goto files page with file search activated
g p	Goto pull requests page
g o	Goto repository settings
g O	Goto repository access permissions settings
t s	Toggle sidebar on some pages