# HG changeset patch # User jeandet@PC-DE-JEANDET.lpp.polytechnique.fr # Date 2011-11-04 14:57:41 # Node ID 439b6d5bebcc2cabea1633379f44c3c27f1cb249 # Parent 6c2ce1d3393fb8fb40f073d6590f6a12fdd9694a /!\ Unstable LFR-142200-DM-LEON3-BASE design /!\ diff --git a/LPP_drivers/Doxyfile b/LPP_drivers/Doxyfile --- a/LPP_drivers/Doxyfile +++ b/LPP_drivers/Doxyfile @@ -25,13 +25,13 @@ DOXYFILE_ENCODING = UTF-8 # The PROJECT_NAME tag is a single word (or a sequence of words surrounded # by quotes) that should identify the project. -PROJECT_NAME = "VHDL lib Drivers" +PROJECT_NAME = "apb lcd driver" # The PROJECT_NUMBER tag can be used to enter a project or revision number. # This could be handy for archiving the generated documentation or # if some version control system is used. -PROJECT_NUMBER = 0.4 +PROJECT_NUMBER = 0.1 # The OUTPUT_DIRECTORY tag is used to specify the (relative or absolute) # base path where the generated documentation will be put. @@ -339,7 +339,7 @@ EXTRACT_LOCAL_METHODS = YES # name of the file that contains the anonymous namespace. By default # anonymous namespace are hidden. -EXTRACT_ANON_NSPACES = YES +EXTRACT_ANON_NSPACES = NO # If the HIDE_UNDOC_MEMBERS tag is set to YES, Doxygen will hide all # undocumented members of documented classes, files or namespaces. @@ -497,7 +497,7 @@ SHOW_USED_FILES = YES # then setting the SHOW_DIRECTORIES tag to YES will show the directory hierarchy # in the documentation. The default is NO. -SHOW_DIRECTORIES = YES +SHOW_DIRECTORIES = NO # Set the SHOW_FILES tag to NO to disable the generation of the Files page. # This will remove the Files entry from the Quick Index and from the @@ -677,7 +677,7 @@ EXCLUDE_SYMBOLS = # directories that contain example code fragments that are included (see # the \include command). -EXAMPLE_PATH = Doc/ressources/examples +EXAMPLE_PATH = # If the value of the EXAMPLE_PATH tag contains directories, you can use the # EXAMPLE_PATTERNS tag to specify one or more wildcard pattern (like *.cpp @@ -827,13 +827,13 @@ HTML_FILE_EXTENSION = .html # each generated HTML page. If it is left blank doxygen will generate a # standard header. -HTML_HEADER = Doc/ressources/Header +HTML_HEADER = # The HTML_FOOTER tag can be used to specify a personal HTML footer for # each generated HTML page. If it is left blank doxygen will generate a # standard footer. -HTML_FOOTER = Doc/ressources/Footer +HTML_FOOTER = # The HTML_STYLESHEET tag can be used to specify a user-defined cascading # style sheet that is used by each HTML page. It can be used to @@ -842,7 +842,7 @@ HTML_FOOTER = Doc/ressources/ # the style sheet file to the HTML output directory, so don't put your own # stylesheet in the HTML output directory as well, or it will be erased! -HTML_STYLESHEET = Doc/ressources/doxygen.css +HTML_STYLESHEET = # The HTML_COLORSTYLE_HUE tag controls the color of the HTML output. # Doxygen will adjust the colors in the stylesheet and background images @@ -852,7 +852,7 @@ HTML_STYLESHEET = Doc/ressources/ # 180 is cyan, 240 is blue, 300 purple, and 360 is red again. # The allowed range is 0 to 359. -HTML_COLORSTYLE_HUE = 218 +HTML_COLORSTYLE_HUE = 220 # The HTML_COLORSTYLE_SAT tag controls the purity (or saturation) of # the colors in the HTML output. For a value of 0 the output will use @@ -1059,7 +1059,7 @@ ENUM_VALUES_PER_LINE = 4 # JavaScript, DHTML, CSS and frames is required (i.e. any modern browser). # Windows users are probably better off using the HTML help feature. -GENERATE_TREEVIEW = YES +GENERATE_TREEVIEW = NO # By enabling USE_INLINE_TREES, doxygen will generate the Groups, Directories, # and Class Hierarchy pages using a tree view instead of an ordered list. @@ -1491,7 +1491,7 @@ HIDE_UNDOC_RELATIONS = YES # toolkit from AT&T and Lucent Bell Labs. The other options in this section # have no effect if this option is set to NO (the default) -HAVE_DOT = YES +HAVE_DOT = NO # The DOT_NUM_THREADS specifies the number of dot invocations doxygen is # allowed to run in parallel. When set to 0 (the default) doxygen will @@ -1547,7 +1547,7 @@ GROUP_GRAPHS = YES # collaboration diagrams in a style similar to the OMG's Unified Modeling # Language. -UML_LOOK = YES +UML_LOOK = NO # If set to YES, the inheritance and collaboration graphs will show the # relations between templates and their instances. diff --git a/LPP_drivers/exemples/ScanAPB/bin/ScanAPB.bin b/LPP_drivers/exemples/ScanAPB/bin/ScanAPB.bin index 4c9650e86cd143b35095b3c4f96a97768548a02b..1814a1d72dcc299f30f0f1627b94ded83d51978d GIT binary patch literal 141182 zc%1CL4R~Eul{dc6xt~dI+tc*6O~2@AnkE5S2&I;QNRA_F#R`nWIQ9Fs6=nQn-f>1= zhcSoS+Yk_$G=y3@sHaIj1UHZ~91g7NGvA_9@p<@>Gul#K2N__>i60DeTsgs((eiVK25(* z)$f)1eVTrc>i6mT-Q@fK-}DXMgZJP)cn{wH-*_(@-{bzf<(|KtW5;Xc$9TWw*#8ai z2k*gq@E*Je@4t~SJ)O-(EOBwh>e>^t#3ilPQv+#Bh*mpiwtB_*s%)v0YjQ&~ zkk(#RGmxth!V%|vhGi#y8|U#Cc~-SoElE1U_>PKSagX{HSE}Fh-^$;cepHO#G$h;J zx&&?K6YKZ5UP@HCV(wzpkq<9%3drqxo~Uufln~0KMJoJ_oGbFROPuobs%+^L(_|hi zC0LK?if9`1c);_f&y`LMv{x<8@jbt6{hso+%bzEgXW5y6jb%~C_d2T9-xmT63S#|0 z40+jht5sy)Si7};!1d&FnD~7omlKom^q(CuW7rW@7XB~Ce}n!#(|;4nwdLxwCoESq zu)a(zdjc@Lsoh$4yu%VE=q%}*M|{3MJA~gMz+YMIiUm4;Xj4PVM452fT6cY3xW-L6 zN5ZD-0W3zE?`UKCMErWdXWXdcD|8?JLBB`%3%HKqIp(*|cF`Ay{WQcK+hYlXIN$Vd z#kl6Rw&V5Q<YeIHt1T>EW_T%}OcR659;CJ=LhE#Rha*e#g{Vd(a@jRf& z#IM)wxd!+psnWbPnt!HFMpsSV*)^K4$BnoU){RZ6L?-^Z5^*Znsc>0*btazD@s3dOsj$pX zm_?|Rwl)A)*YIIxyspRc>p>lhbX=mWj&NC<$+9*hW%=WiU~ez)mlx~3tKVSXG`&XO zoHwa&>iJ%Xc~?uAY%i>zSLbbaywBbM4X#!+@Y|F)U9D&^UWZSEs}&7Y-ZC06J`VV& z{U>>#U&{5Qe)lXvjCcbbM0B zx9Rwg==ivf_jLT)Gr+i({YkzD{~ib4aoumnG_J=q-iF5eSYGN^*>6$5kMUj#XG?$b z%aYcb50*{DIlc~^&$x6fdvFl(fX!$rl`bmNF@1n_gD!Uv_4MKQFn)i4-zV^!!*3D4 z1^gbx?*R1~ejh=deeJ5g?PtK_Sb=b9J~XxdnuMQ^%fZRC0-W(q%NFhU--7@2%p5S9 zcI@kx3}KA|EQc!?yYu+_P{p4)o+4lnzPx6ZQE_uddQ>a zrbRBCjytB?>x5Rg!pdI(n+5#ej=Bma?FE_;D+;r7^yf z587+QR7ae1og)^ussD33C!Qz&H+&v>d-Zd>BhGG8&u1^g`|#`kzgoTJ|L4F?sQ)zT z?9p}ioB@twWzUySDzDpVNS5Wf`;E0d-v0HfUH|`_V=8VukN*p~ZdeVP0p4?pliIH? zqp3&TnUAL8;JvxNt|4zx_HuQpu+IzNTPd52!+(5&$NC@_bG{GwPsW%xZ`w_Y7tG~;dABVUN0}?Pah!>!EX^xdFn!~>DeLCO zl$D7W=fU=?1guxxAImlk%uY?)c(yI`Mv>QTdx~Y`xR{>OGFphH7W79`wT1cz+cL55 zTltF~ydiDXih+wB{Gu1jdj0hewgYDi={NSo9xUYRA9TB74}Kc&pT;wIYuR^m^$%t` zAnSO3n0fJEh3EePx3OBqduhRb45mjG``SJb@_65eE`?@T#5Wjm))@OI;>c1byeVH3)@B^AtvXG_VlQHkn5M3hwq55V!orbDcBy_ zJs1b>%RrZ&sC7h}aH`O+u>rysPQ{aM=qPmMo_^4P^|y*#RX^ZkdDTYbxA&pm-1*s; z3JLty_Z`~@zTF9$GS7Wc&-fPLNk>|W$iKD;{ow9M0nU^Oy%^0{+pGJfJ+9^oOhcW6 zeX$3uXU~7YV!gfSbMC>S?h*I)qKW=7cSk()-rI{A@ZXC3RoR#FvA$!T?aX$2Y!Svd zj9&}C3(>}#c3QS&krr0>4PLnUIMZrfF{cRppP591qml;X`3V|utS1fFui&X!7)N%q zf2&-h(yuR>Ej`D+WSucN4n2JX>b);7>vL(R?cun~IzfjRbo`#AYuv;73BT?ykNC+s z8tTD3=cRrPTdOD<1qGXdIaXQ!h#mc?%iU3QQT|(`Lm}2T;@NIe)8bs87U!4KV%F2w z{qNIa?7##q#E;HIi!|DK19W&l>vnJd4eJ>I4_rHhvaN_4U|C(J%@E1qT4`5Fc!2vb z%Y$ZN;C>PF79=0IJ|C>`ai?w2qjB%DHk{4}b}@Vu|K+$pW#>-A9rT}!`yFMtx0U1G zO59N&+aydGv{#0MRY2W74uGv9KT+qG%If@lKKA{v!oTkr?C#lh;QO>CW&_8e3}nXL zF7s`m?&?Qg>Jd5r&W@cR{izEbG4o;Q!_b-ZNL6<1kJJs&M^mXo%xvj;^3k*BXI}&l zHs;UIzCb$)Hq;9R^auNp{ZvjT(8%;@1p0imj6Ux!!^L5}m^XZYaGfTr+0tMBALP$- z%3xUZU*%8Kxr}w|I?Lo=RI(n>Zz*L?r%(0MLC?F{FYHIs8)I&iBjye9gR6hQI=if=427Nq?zBa8hh6Vs`q(&S6%r#4v5{Zh8gTG>vl?*z-WhLlW?!(#|T!}Fxfhk8Np#6%yC zet(?a+0wnOirx{*yd!2jB-diHqX#+8PKG_?ioYswzN7W2uTLi0whhXtY~R|jn(Y@P z%wmvq;ryr|>Fk)ZUGX*2S=I&F_Vp6d<$Q`V&H8+~roI5~Um^bh_hAq8Q2ai2Nb$Sb ze15r3I*s4Wi~nmnY4o#YwA!F)b&U1u^pBUNe^Bx6SP%6sY|}s2wn>USsq=rJEdNzH z|NGQ<Suap$|-@v(2TNJ~Li}K2!dS z^rWIEWgnCA7TDH;`8+!+fxEC zJ;k)N4LT!^V>RGtM4e%^uCXDW$9zE7e_2`mZ}#h#bo23t{wKX)D~C`A+Xh~xd!?PO z>Yj`EIK~Uw1ffk0o(IU%NXGaZ;>w@b^8_z*o=jgVCJIimYb5dJ7J3LXB9r+XI5mt8O zc{zXRDU~o!?Y-9$vtT2B0?&)^`%e6xMScM8n710+xDM4G%MM_^{4KN@-@hn3u)q2H z@jY@)X~Et>j1y}9XC^0&c>^3bDqQnH(wy^+K5K)({38U~eF1Zj5ZZei+V~sx191c6651;Cp&`qOvDLp*;IBgWP_ZNOY;Q4AvbLto`WuPz4 zhD=pdx?;N2HD1butQCp-V!(%bXSFAn*q}k2ItIAMkrsbO;y(7fKBT1+cC0VfT-v_U z4ndbTN}ZN1oywmt`_F*w_Y3MO)ZGaE|0s1B^P~JA^Jw@#U#46CPL0bWb2&$k18nNM z9>B--5cE~0BbF}d!9dh*+Kq$DT%qD>{|D1i2jsK#BJBToAM&Kbb|c#QF5BW5H*Oy< zc`f^R^cIeF=$l;=`v26s%V_Lq8vixrjbk_Kl{SL3o5ZWsJ8~<>7nEyZoq+4dQb&&K z(XlV)q%4g6osQS~c|i?@?uBJ=S8?2uIyF0T9mitd{`2Q{{#EQmzZNt!KScXxlrY{se8VwA68@J^{Tyq+mEXG6BQLAJy17dOhvP z|GX`0e8jh9_1a>Lbtt>m!>AodPt*2r#Jq3% zwgu#D8|87|?B8%r^W)I3Gr8ZgMcEM7;`t@~z8$|WAkHkX9ORLD{`MRzr_0x#^I17;!kd)jKeO1y}|YSI}a`DD=Pa) z+(8{iI9g-E!ux*e;YoAlhtO9?F=s!TL4E0ksZY3`Ffumm=u~q_>yEF${u|bH-by?$ zSMFxLgJ_#}SsMTCW^)O=@FeLlSf4!(e7ZTlXxrsi97ECXcX6!Q8OwS-pv}Zswd9Mh z9II-6?2lDRJyxZWoop9H<6LWK zwR1*)ecuVdF}+u~pS=p28^;$H>h0+O@ zgFbqmb$}N>3Z956{(1S<3H~|NqWEj<8{{wY2J}D__9f=rC$B(%N2Se(dMRJv(_d1y zbUine)$)}}6mceB z5a&LtTiU&-598^{Iv?LExki}!IPm5A_R*Ho@L}47Ob7gN>M{-gw{}+wgM0zqH3B-z zy&>u@&@*wbWq(4g9ptF%?`1i{gnZZd;}hDryBBj^mP7t)(KhFU*W&r@Nc#ky->&q~ zNPDl6uPfLd(w-$RX4D#H5q$9*#JPp@v%l85inhu}$%}V-Vwbc_+23By#QfvW(AS|> zlJ~ZH zMBJ_8`g|m$$CM6^8PCubhhCWt9-6S(U;Yl~K(u)j@0He(569Q%vZbd7^%_^Z?O2pI z4NC=KDJYx4Oxq4|UQK!qNj)KHUCH*i- z&MUo%aa?y(dtxVl!nKRj*D+2$%ss@`vORU^mI{n5m0XjC-ZIr5`|zN@$L@%CV9a_) zoBCZnq@Lf2G3lL0U;kg0dxQV0Fa6Ku|L^{1`>PK+;%&z#e)<0{(BNGwU*ms``uFpn z>Hl5VpZWi_%DmD4)i=I=p8wPBzvU4}G%s+319~(c#%~cc1>N3a{onO}>DE`qz5S6h z=Y9L(H}?NV+P(Zf{KD$Ld`Q0!ouR!GW%&z}%0F?2{AIYjeb4K(--q7@)vo{lcEWSK ztd6k$g`8hLfZtD-l`rbFOnLiXd-{QD<)6U)5_5PJ0npLK*?<8JCl){nW4$X_Y#9_r@*I1`-E&kqt-&NX^yOU8?(jSWS) z9}he8hHBVLcQygW29Nvj(=yifT=_nH8nh}@x&~;$^+e8hm-Qq)&M}w4z6teN>%yRU zWf^?`;NIprgnIxmVq6I~WlLX|>x0XRejB^X+W_r8HsLE_yr1-uG$suzgvbDfe)=}G z71_Q36&pWPeF4)2OdAK96O`Uh?VZf34FC%VFp)f<6LjItOzL(ID~ ztYA~L5cRtL<+9!$Vbr+BV&YdIZphaUJGG7L2Ec_d(?%dJ=}6A%Z}`V8oToWr#&e+0 zEZPwC-N2YRvlFmwk^U~$i(9!4N;|?eDzrU!m@px3Yz3YPrwf09u z{Q;};ZG0dDn`#XBSEboc-ntKg+@oId+wRWDW!=5j;t#Wr*{8dtdwWKOa>cNF+hX5W1^nxM{&Zgz*~d?l&p?xFcY{8p5uV3LpJx<(W*#AJrZ}hZGkvz( zLaEbfgFJc6dCF)rr6=s2Mw=swHe1SR!?<*y#TjUFNfYGM-BI*uGBsm$x1BE2vp?s<#`z-o=~Z}R7So6u zaU>1MEA9^H4~2VzG|_VYAHMFJTn~8lkCHy9t0p`4P33Pj*22Dr%zaVHdn|jRryQRt zsnY3vVN7v%c)s3<^BH=ssUX%tc3rOVULe=@bYBrZ^1PPUsw0qB>Ir{s1#&BVxuwh! zKgud)7jhdPU(a#Hd_^ZSM46>-am3Uw4~BC>$H%E>hznt&uIZViYrqqa3@DzMQN|NL zQaV`D`5?JzRezkCcx?j+iw%QQz3dNPCO=R{F8cdT~OBjAf|z zk@oMh4e&qOxLfH5_KQf)b`ARW&CN%pf0;%4p^o47gk4L+`(p1>s2kabrC;bioTl)W zYg~V|Q?7?Ra69>wa!Z-@c@_G3ANdvfY;mt#OD(0PEUL0mmi75u%ez6jM!)AliyH^m zU@YyjZvd@+f#0?GJ>=eIQ`bCBnPMKumzj<@oZk;o#sL3!$H%Vh=+lJtOygEncI;O^ z@A!N^&g0p!U-&$}l4BRjH$t9)$9L2mYwQ}1Tf~X<1TN>1?-1WDbuY$a{Dbymi-_at zcp1o7;TCi@OxR;MJUXs)777dKYz)vL(7~!njkeTa5kz?OUhAKKd-}3!PV# z>PIip+;RlG zzE&R z>b2tzsjp^#lkX_UF)qTs#4~kbGuwKo$vJK81ubmS$`OlqD1VaCxjFg1pvi9^G+ss+ z*(TdyTWsSSKN3Rv>)vMDpuu9@7HxIda<=57LGqC+7O1gp^q=$?cME^frpGoX^xNpU z)M?x|QvF!E8+2_UU7=_0;xqe+Yao!huihIe8au-!=Ii8I-k?1hx3Mwew%M!B?U#EA zrGI03IMpLKdDc3Y>CgpFKu7%( z#v9o5V~?j3Zz++_J?mOAnUA!M`9^}g(e z+mB!EaNqVZFR}6!@u-hJB0Dr3KV=@oRU*#QaRZD~@;LGsb(qIsL(P@dK@(quFZ_C8k^fq5kkw30@W#k6RYWt4dLg2ev@}4c??2~lt z!QZ$$9ODwm->%q$MULS!fd_Pq(NVRbjq72|FJ&W=LR)k1+X5ZMc}HiBm<{@zD|KC? z+;{&7+XJmXC;3*!l|HNZG+9?RR-5cQq=ncg=zF1j+Qur_-^e?^EN`32JN91LzZ~DQ zW51*<(GD40{f}E5G5;eSa<8;>Qjh;(FL7xL`C6?{mp-=(usv|(ee_ikO z*8oQ<%FfwrUCO-SZh2OL=gPX!7UgRn^!~(|1$8FtIP&eqJfx*`YWU6}F~bqDf8{&l z5%(v?`R6XB4%#WpCU{1G=PVo{J_mT_(M&2KQ)gFs#)A1eV%g_9rF|zh zFh6Md0?WKUZl$NnaBI`;U$Tq3Zl^pid&$wLOFTJVi(a&I5CZ;8Oo*pqc9?vK`jV(; z5OpumwqtF&E*D4NRG;IDv!1HA!)}+D58jFyNs=Rqex57B?=h=i|x;%qNzmS5^XS2UM$ zW%0xd`5)egctuN$C4h}%Tn=scc{e}zN;;-NN7&6%d|L9nl&0r*%6a7i*y=5%=l8YG zUTgzb81SN=&q{WaUxDoI(esfiO_v&Xr`H0S%s+7+=1$S9>w2GPsdmMu($l==%(Q!Q zX{*KE)Z|6;=cNn`Ah`naY52{uy8j+^_vyN)>$<0Gy3C8aZ60~)lCH4P0`m&{${Q4mOe~|DB@1uG?_F>@Kl#Y5IRdqF&%Idlbbq#1=$D2nNi27QU&)mD)C{I!8&qx2{!~p6i@1sBGgI5~z=dn-iZ~=5c+@FCS=H6&3G@#*^ zeXn3S3$VmN%N*ddb=>r7z)zl#@ha}J2IM=z`apLbcVknw^n2!Gd^xRsJR6{2nC9b| ziS~(*5O2X4BiF&u_EnfFv;6(dF<0otGp`qX(sN)(4WVFM~LlgT;(M) z)4oI4n%UnnkCk=v5{{Iq;o!LYYabTil-D>-#JS=_^8A#hC1{)2V<{g&&~bhqG{t*_ zZ6dBVqi8AHQ1nb0{be+bG!Fy6mr9dxsV6RyH&=PpC?5tsA>dF2n1_i2)7S>9QUxTVy>7hZadAT}LP+ zN+k*BPS?ON@L^5!voy^qLnFu^0j$-sJn22rC(S<1L8B<)dyRfUzo|2EWp^iFtWa{p zF@fVn*%+bj07%;Yxi%Ym#^AYQy$(?=&$Trat&NQ-3waFarpkQSPU6|*oSS=Ze9za~ zaq8!BzNfEdtzDf%yf4d+h%Qj$cj>om(-9Se?b83RG}NzPupraN$v=1w*KlnSup9{6 zjc%8Ow;~<39k%=DHYX!fbSmKyBH{`+@;Z99kP6+jxFWMf@fBZhbWF7N{ z8PB@$9)6Yjzg=EG=y;^vTHLPtcuJe>lf|p^H9`#5E?%8O`CQFn+GzXndmDa#!gyWR zwmo|MQFU#&M*sf+|DE{18~-2TS>1fpwhGadbsxuO$Q)?$9-hOzH)o8HrO~rs%Z1w(i%=%+ zR=W3yWX5(AH(!{-nC?~-RuoOhj71-rffYG%$HlfaFI#$ci&+eB0_^!n&eS?;7VJhd zBU(n>9XS)W!;E8fo|Wgj8V@QmB0GZl))W=5>;aySBD zU^%Yfskp>7TiQ~NE9XIFc%CAj$a5R>fM2dV5Vaki-v+L8pRdmj1J`*c>XBc`@|0rC z`w)2Q@_bE7`q&llys^PC@eZ65%ZYQY&URWmJ^F?Ps()Ha2V&WQ zgR$%*gkei8dmKEvek*9Saiy0`w|#>93Q78}9!8swAwE~19cmLd8j`?Vdl$AbL_oQZ5b6vPT`^3icQ=y1zb0A}FZ{J_- z8ovMbT$ktFvQOL}Ybm8`a^X(5rIc_()?QmwLar z?v?&mMr08Eia9vx7~(l3wi$NK&6(+`>6;q75b;l2>)H=hJLab5R2ViMeX}Z|2Y6S_ zs>j*a)$4BneFiuNBR=#vXnhoP)?-&f)vP>AQhm=DiT$ zpW*!|duLb0!-sS|M`GD0+-@oB-vwU7M|EGye4c3dswd9gU%k#MqwOyLt_r;lu@kr* zR_B4lk0jjH>#Eb-_d$Jkb=|V&5c+SkHBC35VY~_P9D#(l8g*2!Yb33_NYN;V{|;~76_3_S z7%EWLF!}XP@F(+p4SBwSJoLrBt2_QPpYNt(j*wrT<37Nu-vIy3J@JQc+Ew|8;z^Om zcxeFNFEjl~;LH1gGLc+(QocU7M{uny4O$Ou?z-j5JH2_U57iU4xs`{-^v?7woY%ID;s!$5Uwo<*&3uTIbD3NA1u7)?ZU*liJ8rE7v9- z?`g=H)B%)1cehKwAlUETVftRNewIZY@$&N2A!+mI3d%w&*J5p`FRuvWLqs<&%Ncy% zv@#dkxXi^|!{PlM^w$&nK_{5O9|6tcN zr^w5aFJg+PS(g2M7yA33(ch4dHQ;L-e6X6l%z6(mQtg2!4@y3?#6rlOXycY@ay?)%;uE}$`$JqZ;2YA%;;=RxX(_mZtIeB{% zbQ$aCISleO#)04c20DRo!lh31uEv>cDJAtA^$hHL zy{3aPw^X7(LfM&>i+L6c<0b2TIkPlp$#YncCD0RV;@IZJQ z`f*>hG_pmeeFwf_2 z%-sP41LG+DIPa@-4d{KNcd4LHEYs&4VO>&=j0fEw88`ia+|%QF($uSnJM=x@XCIJ0 z(us|7O$hJwM^!Rfc`?RIt8<4lqsld6OjGfR5_y#O_h_9N+l4afjvZm3{)?E8al`}Z z&r)XT*HVyWxGrzBa}4A>Ez_1-MB4)IJmY4kZRsN!hUs%St?Zdlk~m||552MgW1F!z z3VdO!GLG^_*gBgPD&(O1x*&-m;k)c@UbFXKkQY)8J@~k`kR}aEQj=Mb$$JYkGPdlYwa-xGiojmh|v}blJ_;@CuQu%r& zZq+=J+^OzUs?_|D*`n6}3%#0mbbVjiBKI^Eo-L)3Cx|=g@cc3{hw^%WbnkL_hW$^3 zg*5Dn?j;$nymsZ#>fVrj zY)FM@2P>P=HSVOHrN_!mO~r7JloQG4^LBFFL>XEB4cdE|5 zskv3pg}rL;VJmeo@~t3E)9QY%VmgL#I_4N12Ks)xEzr-0!N*%MUpR>O=`ydP`?-ql zCC)kI{a(E1i?R#;IoW231;Z$d^jq+Ikb51>M_B>CUDP4hTgJxjQ*xA?kgq8_DPP*> z`nQxx*o4zCZptxkNp|FSoHJP2k!J|=E?b@#8Oce%?~xPtael7t-j&(0c^seljPYFB zwnw#nu(=1c2d!WSN?S6f?{?t$#5o3K_WmZZz*GL*=kAocqN1Wh`g7T0c6MwR_3P=n zX37@`JLKdrc?L36B&>R$>uaFpLF(GF{GU=fW^4=PA|FXv^x46j88RH-HYidYmu;kf zn!e$BJfLpv)V%rL-FiJ9bGjk)Nf&LUaCYqGydEo~+0xI{SYbz$zMFETKVGQ5h#&NE zs)ep2-u$Otp-!Q0p4ufj9=2JS=3@o4&lUaS1@gkFn3P^Q=Zf%K)E zL3dwbs`JlMhoi1XDKmV}tM`Yf*Ex46xBoFmxYC~^^y@jo*Sgglfi&P;g0>mw6P$BA zj`;>;q;Wg!$bR6#`2gCjB0l~ch2Ubq>$LX7JQzH_YLxoO%~@{ZDMscV7lNWL5SB=rl&QsmvfvDscE`@wb=Y-~&|QhIdk)9fSUUq!u%Y_fR1&gOlai+Dd8Y|uF4Yh5u*l&abi)ynjads?1&A9<|q6lJ8+J%XMst8_#Ym6@ zm%l%!=(?^+@7ujpzHjIEL6yEQ80|N*eSa-o-=n-*)j9X<^0KTKZO&t#p}p3Qs&&_+ z{u7*MzDE7x)$6Z*xx9YV^)hgr$99gZHa>I5bL$5EJzT`sV@~}8^rx+#Q+Te`&xz;J zKOXO!tg{;!cVd-|xySnBxjK1<+d}*@*d}58$MJ9BKZ$>gzSXCW*Vzl&rOeIcnK*+m zBfd|`VReaV<@+DhGiYNT^pjJlvzs!}8n$~W`ZiRks~MtCO}?(?DC&xWztCn)5%~RF z`uSjv&h&j!&h1LX)Bndf9<>vD)%y?c9I{QHE*sBFncL4xg}qu~Y+5GwrmMl5Cg}5W zN7&|`x~10?D)&gge0f$c@qCRP<{CHe&2E=-p6K@|3uSn;p{=_ix7GeWMIlW2lj~d; zDm_dr;}%f1Si_ZR*f@xPLGCjM9Z_(+(PE};&c z0oge~{fhcJ^?uOLh!5Vsg|@?bpZ2A}T0uGaGtv(Im*Cm$^1kj+XIn8hORnCf?=}S9 zSJRfs&n}*((~9)%fL^L|#XE9!cy3FXu-|4;Pj&IUa8J&vcE#oBqnQVyIek_+@+;m? zTA<$(;yl}}?yb#LABYwkT}+Q)KUB9uuNGNfS4wbS6Y}*YFJ3IE`&q=h_e7j(9~Qiy z)gCR9t{0=7c|I<{|bK>tMYdHdur*Y2`I%mUUwwK6F7pV1L zv^9NGLy^y6q`wDg(N>ZAAl{So@z814KzIC=>#e&6=?SENmhpsRE9~PVAse(2Qvu6r z&?yX9!fEgm=iHZocMk)$BcYVcvx4`jBAs!EYl;ctc%-Hne{6}oJN1W;Etwc6xUcKu zdoyf!?)e=N#dra2^rI|rF`{96UkWv(agj1qLHhNpehL-P zALx@fXvMw?fp!Vak4=x&piR&Z@N*x~BmJ0mKx|k8eSN+fM2b=m!)!EWL z8EeULq*Wp9Mx=E!&A&%j_u+Esw=jF$@8P7pH$H0n_xZl4{2n~(nW!UZGs<78Ck&iZ>UJvgb*VW0FZI0~ z&#^x414Fx!4!_$Omi<*`r=|@0yQA!?UVRp2x24wbz)$Bs%kvRCq+Rf@^o?_ST=HcI zV_FsdlLuj=7GT#5M(K|Oe4&$&-r8YRuvIJMu!i9$Qzq z;x9?V-W~GZgxi&mkHk;W5#u`X>#23+`32y2WLLzo2;))Uw_C0A9UzW;=dV8JFgg^L z>*iLOyUeFBBSdQfL&r7QjYlKxzX{KfaK4!MT#d|u5%e&)$_ z`B1S_;x&$U74WVi-d!4R&Rsm2M~HJd7l~}hb=gjZ7k23I@#}e26dum(N4b&MF_%5qC3n$ewciqGk9+&xl`) zxM=(=!q7WQoC&|o{|0^^em(q-N0l#@#4jrGyA=2(ef%t^%d=oyyA|8=2bmzd^T>td_dy8eTtkq)} zeeqUgqW0Skybt}=EKKJ8!ij{Z5>9N6R1kbsRD&zb4!oWc8S z@NRd>`)qQwlU87yXiz%oI=QBz>Jsnh!1$);Rx?No$`8M{&<}cX{>b@u26;H=rhed_ z)*$2*cHE`(GsZl8yq~nrGg&|3mwrGf0~t>i>dJknuakRzvj62Awd%S-iK~P|es4(E z#kp+4FXyj0==0z|Q+Yln2p{uFo2kxTLmxz@z499uqi^-;Jvj}u2$k~%;Iq=v)D-aR zY>WkAuJv`rTZT8SOf7yVgxo~7;|FJjYE7ckozS) zVh+mwbUEr|I@cbg4cp_;7dO%>$I{~Tq$|FkPVzj6`Rxh+H(T5Se8%nRvu)p=z63Og zww2q{D(xEXcT0PEWh&7|dm8aRty+Z(T47%2<*XI-Gnz|G@5G#>XnN2g@?7=i0ov&((~2@}c5VjuWPsas+^acQ z<0T+h)9_0=h5SBYUnqK-pJku;ebJ_D;Qb1>-%v;GxTUdJ0ed$@TQy@kChCaaYi5V( zS4%s1AW{q$YVAbP=AAOOQH0$L`#sb)Ll^@~i{Xuz6c^D}hAuq|HpY~VO(_$0vs^=O za>bSGBe%`v{425X9N6BKr4jD+xwi=Fj_4N5t^9ZB+A;b=G9S+vv*zzCK{x}Q zw`>jB#wu6b)mlbp(5#*DKApFb&fO_R=kAmM?bXN#~iF}X3F?gty(wB zgQlbze&a`MXX-)B)dphbQ8(ut zc#pI00ox591RdE=s5gS=@p^rp-U--y)mqF<%q`Aut<6ck1|G{PQ>>r$%C;~UFDxx; ze+T1_tXJuLoA(QCy%%~sAL(A(8g-2RrQK^Ohgt@=!%i{j&zeVk=2kmKoz|h&x#AtR zWA>P$A`^D!X5!x|K~GB>(YL`fdEPemq4B%;T=8YpRYiNfoji#4xc0z$X|oO1!n)fb zWp~ZdrL?z;)4?Af&cjAXtG(iBdF0s$ULO(AK3=}vv^-O=CRaydCZK+ zHHR><{=$xAx-wPO zCg-DLk4oRXaOp%ko-&}%hvm1@mcs6W9zq{PG7({No*mDYo+b}I=^Gx!(oag*|=FvR$o_ zUrc*?&|Y^b<=p*piu9k;DoVqkInPpsV56Mc7HTO;JpsJ}dANu=6Y;AgOt(mXzT_6U z4?gxh^+z?=YPK&WT+`EPuKsz#)poYveEvD=uC$uBe^%0|u?XIk^Y%|NAKRke9CS&T zV=R4d)HyZf*LPG#Xmh$<^8PT$YV#QF%Db0j+w(92==aCxLM8pEg(+=LxgS^h zV@JsQn6h2H5a+oam8lZHb49w+Kcmy+dHgKL<%`)yzLM=bJeLt;TB9p2^y6sL`}w)v zKmP41l;atJjc40&<;zgyKI>>3^gL)}`rpyoW~~Q3JeS|f%2d1IG|w#P?`3g67j=)6 zwKbD)=PP-irhK2C;kUCYZBxHb!Mlm~kbaNhJw!aw_e1>l7SCo7UIn9~i=wYL9khtb z@0wL{E+u($YOA7?)KQ(Li@F_=_wS|aa``R35uQEp>&cr)w{xW7ak=hhbDiFs&b3NB zbDb=K@hE{Z7GQb-wBenjp$5!Lc<-Y;9|(Pyx7`qN*RYSEy>JJ{Y}g^Z3;PL`mur-w zVw>V0*iE9U4bQEnQ;GP{Jf4X|+Zz6gj43MHY`2m=gS^Lsdox^5BM!u=oEDI&Y0w#Q z>61r)B*-VwWzc$w`iwVGWvaC;k%exG9UcWEt??hOC#k3jf+pdnX^=FLV!#62@?<75- zdCgwKbyw&wvtKx7KV<#@#_REUXLBj%-YWMhBn>y8V_O;C^U$0VethUsLEPg=i;u@O z%D6D%!a6R(IS}GZ#F=`I7l96w_0Ya2{d}218@B&UxyF2iw#F1GOKtM5o;s9PzAkx{eD`#u3Lg{E&__ z5N9IJjf*yxF~eZ9}~aGRS_NqJVI%bppQ`my;K@H`9ih{#sn z;nF1haoXJW8g+$)DcJ5^O-}sP^7!Yq=-0F-Y9~GJkA<5@FmA2q8VmiK07oU)qT3J; z7-sUm4a84zcY6o$UBLez*)>g|2ZCXb7+$o2fv&Z)@${rtYTiabM zkFs-FHiUAt;WFvw7kD4+)}&*|wzrFF%n?oKviaQOx#gUkxe@i=ydoFk8JcZXF3-W4 zTdkb&YVAB0ZXRa+fPa|v>Nb9|Ld#`|W`|LnI=0dyaTrmTL{!Mk)bm}h_=Be3t~ z*|J)meL^|(P11v%Uesq#=vO6u4Prd6>3!i7?KTjy{}2e`eY&o6fPv&&`kz z9;$Ze8@}qH>UGxs>h0C->1NsirJKBp)#cx&1-xrKWgGGCZ~yFP6>-1$yp(wyaC5CM zEq#b>V|#-$muqi#E|YhiSe>Sql;3%S8J8F&uUvl z?o3I~5b~P~v}qVeyTR>-&drvFZ)tQAdVU`ouyfL%KTW@C(1WnGltzEbdDb{Tp*-vI z>xe5`Fg!V)-^&GUPl11c&y3mV3%PaydO}{UqLAl_=k8VCQ;qk9#SHfz z!E+uV(oWH9>=$xB_I%I)blM}hUY)Dvz2>~rnRFw~NGFUvn1`3f_4Y;o9TCPID{ad&>Ay9lf$`ldQ&w>$?GQ18=X7~)*S*J?Nq@!S zN>_YyrR4WxJc~PoL4k0vUG<$$u^4*iL@}z)**z!Lwb2h0u*~1B?rF20f)I8joH=NZ z>szxnuJq7e(M(5NgK!jA<^<0Wvu)(zxHao2;3phBBb`pTa{v$Yi!cZiVfi-FinTfV z!kz&Ac>m2j#P`X&aPE=&*y_9L(dLP>!FcAmEAqPF;2-u+5BgG_nYL9Q$o-bepSC9)-T^ZYIM2uXk2eG7OhU{8 z-iD<44l$Ewr8mOH{vPPdyUy~UH{|gT{yAvc!2bR<@^d}2g8Y|>z#dy}n}xa*%gue! zP9-&Lb2V?$Kdbs6VC;ydPV*CPDUH0h%ukr#{Tkk@{49>KUg@8ByT@-+pHF-ByO+TZ zR^yZ!kD~T!bsh+F#oIjtG^Q^_HS!tK??C0PR=zyr-&CK?vR%B#?{;|}?FH_ks`g6@ zeOQ#g-N-?|zP<7r1M=IzvR;nU6YKS|>@?OpSnIHEu4n!`{T1~Y+g|G5gXm-JgU4~X zL!aaM$zJ8#x2eOb`5Wll)w=xSEU$T>qCLuQL{x6^;w=bHi=)>=0SD~NK-WIbosNwoF&j9qrc;Ae>fZzUQo^&)f zkM}2KM9VPr)ci2#*tKGQA8fjPzzuoCq36s?qs~ro&**$TuUg(Sh5IY+Oz6-Ry~_W#>0WDH zY!I70qMd*^uuy1wL!w8d6(D^T@8S8%F)JU^^~#znn4( z{I-oKN}s4!-g{$vi9Jy-o>}VfoDSC<{(|*#%`!d9QQyCdILY$84&bzsa|?gW@b`Ll z#z|A)k}ZvFT3KAgd(Max?-gSk^mAdG9KQ%l74IJQih}no?XJVP9`X1M+s| z+uOpfxy!&jP2q4Iey5h>&>4ol0S=hg*P?tPACc?){075p`Yr*VC)y+2-|=R)Dc_wc zxqcOf4p=JV=W`7g&xuULV|ry9_apef)Z-dLZJz7VOT8r0s{zxmk#6M;+QBZ*f6mSu zD9`;k)@#T;fNv89NyB7L(y$|(!?^Dm^lQ@lKI8NRuS0HLTuhoaW=r2xGCWM*y&1ei zgMKQ|y~D80xZXad?x}G(=l=%rCyc=JBgC;)1Hb#g{%PZ0V7O?dDHon&Mzf`lk{4kw%!JK4vur>hHMsGhs`fd{mvaD*b@JY1A$Gb%$f1?jJ~geHD6u7Vq41IxVVO z{eGK7i&jMo>(yw1^lF|tmbBpiQm-1%)$-1srQQOh+lodQ^Ff~icv8`(7|%q2`_f6c zN6K(tN|`@(Q90g{e?d#iGjt5ktQ;qO6mOioeUCa{_8+b49IM5?Kzy5y|E=t&u-yN* zz;g;tHJ8}{-mBL2+^F|L9w&@v!V76m?r77f;jrYL%-Redn0U9u5D3&t>zsT2cqM5870!u@w<#7`KWy< zWT%ex^O<$he;#$rqkNY6Ca&;(9prkhD|oJA6@8bG$38%xEbVtCef^M+ejXTi!)fjZ z19tj7(2mPY_!VM)XE#wNl*eTze9%nL;@jH)=Etma1>v_+4*u!A-vyyYe3CztZiiLkEk$v9h7RM_+xaVpx*5n-OG!gF}Wq7l(vBfrUIWH6U+uM+0w z74{<8=e83+Q#qDlS(aly=J)5*7h2*HM^yYaSGRtT-g`wqt>5F@0RB8v_E*_H6xZpI z_7UV?-e$^ubz_@cBa!xwC^R^7KIwYv=-)IZ-??rm&y$L&&_`4A4Y~MM!!`<2=&$1~ zr(XkfMFP(s<~oPI|NAA>ZPKSfuVIFdOp$kDFc0_Xr>>OWWVe@ROc9dbg5q4Y+X+Eu zk7nd~!_pAu+*}(w%6$EmDFZNb-IHmDxJL1{rym>`_lvP=;;k`nP5z?n%E+RUK3~#Z zI$ob`;+ZY{Hf-U#`$gGR9kFb~iF$9%i}l{s!}Z=ZyekNEvP<#b*i!m+RX@KAfjqee zr_8Q;aDZ)OV&2tkV++@@k&o@LJ+{TV$uq2%`-QBVZL$960SEpY*iK97S1+@z$!#2X zuRZN_Kc8slWdASvSutJR6A+uTMXswz9*A>)o-zWNyPEs01?`W-x*1P7%$LRa=dt$5 zH3ry(@>_`OxMs$&Jbt0yUX<<0d(=+J@1mj1am2B`=dZD+$$D4PH!8Zk{H)h2;f;=N z(d$5Uz8;I(SM!cB=$fm2xLEIGSkqOaf_ew?e^#NA>pf~;jeGr&-D-dD5OabOeZt!0 zw{CMrnsXd;>dFOF5 z6ZcA!)5+tUFEG!>vu%BrKWFexb?z&$OuE8WvSGV2-{d%dozxM#?sLTUk=Op;wfmL- zuUF=c{{Ls{+SQ|eyFbQzxaj*xIm29L?ojoH)BwK?3mly zM?|KbEyvvj`Yr^1*K2i`+CQ$oi*eod`7rf%;`idDYwqA256f?l9W}m#r*IOg? zDc*-+OZxYHpxnZt=Iro8T$A^N=i5M>6OzUgJSWc{kI1>A8WVocIy;o#!FRgUJ(xVl z|3rCN=7kRL*7<%-SoW*7PTL1bSLH0X(;;6!#yt6}WIN}YuKAX2s!fa!=9_zDJ3^ix zNQ>;?UiwSOZ%~)=TUCG22c@y_ZuxCsd0u*32)3Tc{v7$@)vnphG6U~U8C&^H>g}L2 z?+Qj9i}U3gck0G-={x87eG?wI!sYpI_HSe>zj?jgzBtT#ThFya%+GqmY`4b~AyKz< ztF^wR$~9lyt8l&>_*CkED5*?kXx)U|u2Z z9NL&08;bHyv|phN?}8wF`>R{}cs~%!yWR2|&RN!RS9kmh-nlizdb)W2%2>-aqI69z z)EdpnaTxsm;dEPZdJXNMw$kw-wVxB>-A8Q4zjtkOSH+tBx-RAe&s?-s-Z!ysC$in*{Wyo%MzUhud^@^TyO_lGnc zNCV;@XAX+Pg^dkTo1;QCxR4esy+%>-$ z5(h6Fff$o_I^XK6@Cl_o?)qDV{xBb*TC`)@Dzf zbB8C+U5a)>i-v_am22U0tlJj?oFOqN_>Or{)!?FRQQsNBd)6M&cScO{eYbh9+2*dc zHN4A-_c-y+72Zp_8U4t+rdS@h4PxHB8N9(e3kGlMs&MdI+}ss+_NzU$0pcE`tv6MK z^f!s-q0TEHdvj1$-c6&{eTI2=(L((k_V1yIsbFp|-`s;2r_@t2)KUE>tqeJMnKc=@YP5|G!S_nvV%dk^C7tzsQ_Q!JYm>+)&&}K~^Qk+Tc=kiV@G|cg zt=4x0vEGGU)ev#73!WIqrP3%KYSC@)ZHHI`)=x0cYe*! zmabwxeXm&Kosc>5G3F#!or#wjkMv#SXP$rIojBw}v_Tmh0t~;O#E(NhKav+)r5x6m zGVxp$_az|9MSYj^56Q2TJ$3i7!}YMAxZN!!>YX9c#qYrX1?7@@sx2n(-njBG#suin zaQPV68EPJMyFBRsvCB9f@?MNK=|d;al0AC(UAD0^oa1?413K_C;D;%4Z(aI2*apY- zcJLVee1S9IFgB#koF&JMko*=yT|Tj0k{}*(eBonOG@sSMbckm(7bQ??N+$rtCQqm7ij)v%7cb+a6E6e^tg^Y?8hz4 zj(t7x6f9U zb_4o%>O{HGFBarFDs2+pt!;~P+Z4QANf|=@b$tf+8%obcv!lmpN0jq5eS=Qt?OO&E zZ;!5*Hi*W>tQRatjydYkOY}Yybn=Vay0q^{ZMO7&*1`LGiAOr_CW%X=c|=fOk!EP`s$R>H zek{75bD+bE=;uahb7x0?M_Z#6UG#?RukMP0)9kP8=r36QW@&R3d9U}1`M?*?<91hM z-0tdfPq({@((byssW{2*D!!`S#dT}Fk{$=xqF3_Ct56$=cYvd67OMeR|4!GXG1u&8isfVevJ!$_tCV7(I zgM$vQEaUgLlHc2GXG+GfXS+LdW->eaHlJr>>h4|W)8DjXjuPTMpNC*W@~%(nrt7ff3B zc@uPYb;jDTpLbe6wZ;|sgk$myIsG(vo)Pv6*Wx~kU(CP6$M2Q?fnt8ycj8wftr24! z_fsz5Gx~UbXi=#ozl$WlnYp2~*p~WymLo!^+ST6dEZQ}Ae>dL=3-2|7?Y-Z>AH9%p zl3Z)%-AAxO2kB>t`p)4u2Iyy=b|7Q%lntJ}$fFInGspAZHIysZhZy&rnN9pgiu`_- z!*7Pq!ni)$5#|Z{4lusM6jrNR`}-~Nh5R)Z){Ohq{G7NDr+t>qd$4|jK8f#B-vJuH zb0zG7-^;!2HQbYt>&A~tx+xfD$?yEQV(K1C-A}64GUa!_B70Hzc^JBWzm-38%-&;* z3f6nCg0GwP(vR%|xuz?1*|B`RBiqLFKdW{S;prMc?XQy-ws-m_B)mB zJD+zlF;3r8_ojAvx8H{SufZqhzAB&ei21W!u|)ULLbpqhPZlUXk>8e|t@(swgyfU< zSMo`H8K3a(JIN;~dtNB|@sE>7c3SK1+NF5q;BL!~g!P%|BdM1_7_8q!1^S*Hj`FYtzV&Aw#e!FGxbzHySGb53YYsod;#OETk@4J_t4SgHS zv|9(vn3sRwBRf$`_04^(&_39kjo(yEG$7w*fPdv{WANKfz~x@hhxe;ii#*USUt=fe zE$N+1@9G`HZ*fBUU4`zLKy#x@ipsKFC$(cSs#PVDDeIc&*b8vk%=viqZ+rCu)mMxoy<>c@GpbcWW zWP?q@ZgDRlyY_s!n!fde_BI#m?#Z@K!L$n8qY?7rv*rG5`?>V|$he(9lf`!Vek@ZC zWZSI({5dz2$%XR;=+Crg-QD10RuBGuInssam`-`KyJy(*Ahp}rSx2Ly1ra5OX(hP0kJ+~5#UXa;KNGtko zqzm%T?Bw6)6+A#Y5o;9&_hR{>`vnaCNY-hZXP+}&$a+Tix+Mu_=j(V-Z}?u$TUXitD0*&VKF z1;2I<)`NNCTb0@Td)r1Ff8W_5#vR~|up3`JF(nXl>9rV*-QDe+mUL%mA}^pG4w{&f_tgoFh;e& zImV9W_(q1mCKwWOFjl(*uH(I?+i~CPe(}CrC%!|srMnDPjO}(Kv@!C0i5Shp5f}81$jnL{zf>@%1~!LTsKjksl3nar%m%je3zKYDscWuhWf|A z^^YmfXgL4qb7(GvJb$MAd2s$=hB~w0`X4Ee5zgP+bRXY`WDD{i$4iu1ypzrqmP@*p zJ49dczS&uQJ*%%@vc7`cax{ItU152oYkArl9$a78U16`qbN)VVz1>1-2C;{#`K$b! zpjM?Eze$+7uPA?pXBGQlv8(wz1~u%QTQ5+`ZoNpsb$_|Iwhev@jP!0bej70UK)ej! zWtU?;9;5t0F^quNrk5Swp}j-g&f>}a1bURiJ0KposKe^)>xJ|5G^AH1K&~q6VeX(^P&F*m`=DwE|2jJrpfy=?PJaj z9rR8We*Y5p;c3rR@H+;%xIR~2qsrqlIUlsezh9^CYsTxNbt+s=Qr-Bh;8RXN)5|=# zn6V#29J01yz;Hg4KbBR|_0W{=()Llzux0?-?G$mX1_QGa?8vNy<=Cu*^_^LXvJ`2fmb2@ThVD@hk5Wt5+?Lt~ zmn-haGZxw!3vG>sw#GtRW1+3F(AHRJYb>;d^dV4NSU>ck;Xn2&r+7UZ6h*EV#J1E1C@&PaHUduq*5v4 z@9{PxFM@2%I(rHoIZ&?8P|=07ubTk6@eqC!kD0Xe_`Uqu%SS1B@x9-)e7vlb7wgk# z>dR8hJy{AH$O4+OfTk>gLOP^jtc>?^EDu5dw~bO%ye`*WE4~e#mCRF}F;6z+$u6P( z*6td-AI7{ST`(s%@z@c@!Hu+60i9=S=jSm7ePbgZ;Qbp&)kSFcd`N#_LwBjx2G%e5 zR}sa%6j4tf9_0)j&w@F}{d}MBYA&AyKOc$byPNE6ZzsX+qe3M;yp~+tL za+AIGw@voOH=69~n@#rS-!<76|Gvq-^t~p#{lg}E>qkxY&?imyw%yhCIPOjK=%_8B zW0ibwn9^k3liuz``()_z}W%2LJ zm8I{MEA|h|mDZ2SmCz^UO55%NB|cQ5)AjZHomIuJE|DbxnvayuqP+D8Rk@E+?1!3G+0=mCGRrkT~jt0MY;YL&92r#8^Ae4{t2VX?_=QaKED4M|8DB3 z_!iX!^QzbSD)f7z+POBqWpNs}bR5BVu(tB~XJZfB(!uwx1is*XoO`Dvl6^VBU=Awg z*Z8deqVoW@Se<6jzl)&X#pmPLmW_PnW83&1^Wo(Cmh1TY8F6h6dk%i5pvSTx-9sSPAt_ zP#Im@M%PrlW)*uJ;hqC9(>EH(-f+KW{>=m2^P?EQwQ5l<#msc7!>aPJd?R0Lf$N}+ zxl)P+BTf9~I;JsMCKdYH3Qdw-Mekz}DBYx3Dn zd;4p;M`idoi_Reb<}=K{=?wEH&M^PhGt9s34D&yFx;!NrO#?ga*V1vH9rPV*Aj*aF z1~^|LrD5J~4Zj&}q0WxBU_x8KeF^yW1u9-YH-4|0{2mMVl{)<0JP~)3=;wY>(+fNo z;}t8d$LGaUSSi<+VaDyGU*An}o^F#G9sK$P(7!}!#pW$Ao*teg=)$#L(sd(Vp8z&` z)T~T`I!d9A@!+FoK2UnN>zPU2Y`wv5AiNWCI^VQ@g58LC`WU12Cw)x9cxi2|y{z5B z_X*|k1*WeBnqWA#v{$Ld`{F9DgT%OK+M3-H^CersHA2(dt&S5N)_YIja}b!{;=9@S z-6UfV|0asKZ;1EqlKZr8WyKfZ{)A@TpFMouz3M=v-F~>z?mkj!Z|$kHM|)wc?rXBg zpKY?QyB-Fx-b%agM3cSqgC_f?lTG%-sV4ijEFOPviSDa(%)TMZzI~svCAtmd_fR#k z^cMcil#lDzL##c5=RMr@;FNAtM`^ba-$4-ZcH*>R>@|B6md#c+DvQr+wruF-@8HL! zd#G`SV{EVK-q|DgcOwo*F&4o6O4e4XxX;1NUbdz4`dZb9``}!^825$Z&mEPuRf!~h z*Vl@D_(3LvYdY<$$CU7`iQ5^(;++tSZ-Q7n0kQZtxE}2tn`rABn}|O^=gq^XbI$pmRmo|1VVkFfophqoWb+2JK}yIcAbuw=xj_-y}O~GX(jPwhQTvBcN{` zmN@zY6U4ekjGH@5iS3lngyp)G!=clZ{W+&2`*c~HrhF~3e23IAj11fPca0nQI=x#j z7|7aWQY{AoZmmz0;r;;N3oZB^UBL4@bEgjC{(DB;7tzY{@p^pAz=$fCcVpQux>tes z-LPI<-*@X*6w@6LOTNgk&H=0w<3J1EBLiHk6YocixZTPM_`28olpN13+P2EJT)MtE9CXKA(IE*7JS)5|kK%BO42MXc#}8wM15*|D zzvBS8dIR3*Dh;1|Lj2A-Nxuhfe9#q~@0hc1ebvqOzMszd^@5R$?^*Tn9LlFoqTh4r zx0K2a5YArd!{7N@dskms-PkyNW_2B=y|fsh?DJqX9V&YnA|hdklQ^{6}{CmtE1v=D)G@i2c?kwqVpx%G(~_ zpf338m?JM9es}SL_=)GTFMnaxT>OKbk3XIj7=3x; zm8Rd#`RK!MwXbacsJ6U5HtNdXu8!=QJ$v(k$9{O|rYC1!`lpF6YB}5(2$)2@UMdZ;@Cy<*rmz$^})fe#Pr)xPSbz#=JYww z34Hatg1@UNAKnXGJ-EMJ#N(gdmF8bD?Vsdp(qWJhmA!BbWcfVlL^Df0jO_1xXnH8l zU)!Ow*CBEqSaf=2UsnHagnjm5m{$16{*s2H{@30Cx#oRIRGdA|9%qlUN9Ke3`T4^n zs_czgf<^+BpqXGX!BPS{K`TLspp76-u#TXUU=u-tU>m`9f}I521bqbk1cwL)2#yh) zAUG-DFe9)KSP9Aq6oM*(T7pIbm7tkmF~L#-J3%W!h@g!iPOy%klVB4;f?ylLc7mM* z-2{CE{RD>y1_+K3oFF(U;C~o_g}_QsMxYQ>5!4bi5~u{t1d9ol64(h^2|@&I1aX3O z1f2w%2oeO_2(}aKBbjNk;pNdZR~frY?IP)48-R1wq?G!m!;%>;`H zmJ-+rS_wh~Z3J?G(W=p*PSI7Bc&aE#yt!ASvcG6D;Mm7t73 zA*e#Y$WEJA1FojIhrfH=_y6kwyy{2DlqOaYz?_%C%$LFZm*Mgg^tTIhm|fs>kq&mhZoj_G9Vk#tmBfFLna9 zJw4qtR!iUAnwHM#Fg={4LqQ(EZ$9xtJ9bik4O)M(Pc=1Dlm7#rl|HYtx~`^fT21X# zI9=uoMj}%qAxGF{^Lc`SslK2q81~rwE21@5v#G5?zh|n)8}ax&%iU8$;cKQkU9PFi zT(0Vdn!1|$YQHzIY-M#yt<}z$*XI^hR(pIcnOb3&T=8{f?$t_tP2G%|Iu=KIALF!_ za@zMG-2m5}8SSocwD$io)i-jgtB`7gD(FnMgJ)A+!9a_5nW#nl#j2`Z-qR;k#|4pq zXCmchPD&#u*$#gj_X_i2v_G&LSkoI2%bpz5cSvu_HOAc}R-Nddt2% za=y#Si6S}XX3*O}P2_Lcf}xmMvx^NS29ss1rP4AIZ;T9k?R4^dfx6(>#d~>$+3;~; zF2nnSnC*;gnz0mz#2s6f5nY>UrlGmH`O-zrU&WthJT7ZaJx(<5Y~Fby!}0zTP$-@$ zC3zUFjFY>HccJ;O>H_(tB=J^eI@d6193JE0|CI6L_`fOq2d^0oqVZ+C@%fn=A6{u0 zOLH^Hc3&wq%{GX-5&g|cQ>{U3>K5MAoHK1oGLU35|J`pYFkt5uDFUg$hXn{+3+W-D-NtWEiLE9k%ng;)3$I9Xn$#OpxtB->H7UjzG;evUowCGMM@R8$@3M?Gj{gM*(+zSoV{}P%3pP*CbG&ObvWTS8Wz8; z+F8`o7G*VVN7TV;oRJ8txyBU++~bTbvpK?!z%oxnL%o5PU^2<+40~2+n9m#Vuo_p; z@Am|v>`acaOx&N%#$Zv5g0Iv{>Ds(`0;QT%OgCVjym*Fu=g~RjJGz}20GPQ<%BS5} zn4;%9-Y4><+$+$|>zMqU&~S7o{5_GOT{Sh|Tic+Dd?}xnwkS2<+dCM3DsX7NZ>8pY zrxEJgkRe}7YQ7V_Fvu>=kgu50Js5HIPxv%Em?0nj>i4`1C%a%kx5F9s<@-$V1$mg0 zQlGKp1I9|%XQ*$;q0+C3@~9+l6Sd3bCUBF$kM|KS%LnnSG(0;EACZPz((s%#JU0!` zOT+W!ewo?ed+;+m4ZjxV4YbmLiHS*S`a@~>4(NX)Wyb#ZsO*Ji4yYk+r4 z_@Tmbk<310~1Q76l&{MS@gY?jjh8F06R z2U7cEh^65-sca0kr&9inDtoC7aI2u-a5vzs68 z{}+|*+AiVi0beZPw*&5$@U2i@m2lwau7rd?19)7*Uk3bH34cRn-5VtQEx;Qk{P%#D zO86fEw@CO$fKQR|LBLye+>{0QcO*OyaETsMG2rh=IPkl>Pr}Oqe^SCH0zM$&=R^M` zdo)c2+$!PI0dJ7#OOuD`B1rF&(m@`*W(fy*^w=dF^9SUy=Y)iVJbGmL zfjoL@B^>0@bDe~PJoe0%aF9pOF$o8G^z=$N$fIYcgo8YKUX^f=$DT4BM|teYmvE5B z9*G{5$DYj+4)WO3CgC8DJw6EsdF<&-mB$`Qzfc}~x+NUsu}9K>(_EG9mHKD8It}-# zY@cKwrt8x19{?`(-*g|~J0u+V|I{Q2{}td8zfA`L-zwqYPo9$X@!eG1Y*AUCr2poU zG#vaxpCljiv^0F4%AS_=+k83T5jTo%{_oeB^>zkoWvjVi-31a_}hT@>v$IMqhFFo7RbL}viGc6Y51jp zOYLQSM`gd3>^sx=dGt|A1ecrD0^{Q$!m)e=*L6vFJazoc`uEiFGwTjW=lU%Cch+{m zcS!gzQ`^rvkcwv;RW=gGpC?Or{_JwCe~Q3sRCY7kk4ovYwDQ6!WiNp7Bn~H4#UlOd zDti+BPZi~Ns_aJOX9wZSRW=&+(@i+^_va{|X2QW9j$TLgLl?3;G<_p_U_9Qph|&>< z@%Lzllpp&)Af@k8*{{%_)m8``>|u1R)Soxf`uhi!eHHC_DW!w|xd-)YiNHq~U_3_q z^bww;vQ?PgO87shY&qKJcL)c6vQq_o65$ZPjDq?NQwaY@%^pSjBd$`}4XFQRln(qm zobBE?^Zp(1>&{i9XdUhNh;fbZxA(z{1&jMP8bi2 z=MoP7hjLHT$}G$#gt^Jgaf~F zzN^_A<^P__-dd!~Gv{WNJ+A8V%z^Rl6&@cH^Lx@cz|S|zC_m!=0qq}?+W$H9zgzEr zPPfYLvg-Dn(+Bi)O7t9vC;b)ryBwHY9F*jd1M$eJO>j!~o%25EW3TRya{dDJDA>NB zCl}(4U%U14x#Lv!1hi+^AoAx{scae4Z?F>%{Co!avySjNpx@hce&oV<_|{?xZ`0HuTyFd{NFmsU+2O6wjal@#e`cSf0v#=uNvrIpvy0BCgeY*^DA!=_)qkg3YGsB zt$QGUmIwU!X_>AcdCRo;Ka5S#-EALJif51N)N~t`K4;v(U9#dH< zjGKnpl>W5Jwh!q3AP?rRn^9hkgukf87u5b6T0BBH%)ffke%mPjU$pp1r00)-bkrZB zC%-^jgCgk72mN_V)%%lQ3-ssf`jQXhL)j$Vp7Spub;kNpEp1?LIR9=C{x|>MwD>^i zdwx66-=*_E{}z?~0OV~jQ++>F*)JRMl<@o1q`h$bC#mB}ey@g8`fFOeO6f2@ct2oC ze^|gIeMUT6WoyAd8OWa%06*^DpzBvbnaa?88G8wb_;V4=zYL_`1=U)7CfX}#hVd${ z_rCz`Nz*^zXF(YFJzJN5!S%ErN26y$D!&Rgruwr27*BiAJ}4e2xJQd0sXUCQR~^*H z*Mg^1c6o;`uY%{Hew=^BiJq5WJm{Co9|d|f`-AjCmO6eFj!{_{{E?abX<;SU2lUTy zityT0e_VJ`T6u^koI)W>i(e+{L5aqghT&*(4LX}ZQ*Z$KkIaP6+--VqgB_R!c)M1>>t@{ z5yW3dHUA0i6@fqAiT;TETTv0zhw`zA`ie%S##cqvsr)Je|8xV6PZU2CsVXbRc(NEK+&!PbC;1y-GO5?{}j-NPmlNg7yQ9PbzVi+6=fzrk{|Vzi_=gc>KSkZC@p2Kw7mxcS`XHWLiT+}M@c#jO zRCM_if&B)+9~&q>C_0sDA6BzA-x2j&N2)A={_3R2Zv}mQp+VO_D~yN7AJzF~h56EP zCgDqI{TuloE5r|dQhZ~LY4b;F?_X8+wVk>@u-*vuZIbHS3jD_YP<(EE6y((`r9&`2 z8ug3DA1m-{JL)Uxv-K%0UHB6#%pZ56{!%<(1^vBghdzE-Ulr@>lJp*icp@s*_YS0o zr1bZ|pD)$z(fVhgf3r?sadE1?6`u$E>DKkV7~wf6&^-r`>XzC)^iZ=5lv>q9Zv_rY~i{#Ug5IkgY^ z^;TT>f5kB029r$MYw@Sr{9EKNfy6dx{3rqczwtWVo=RZ;@GImm%{NLGruw^*t5f}V z$+xuo2~>YLRi8^%YWE{39peAKN2U61hxi-EC-VO#cSHLNbpDk*0shX;lJmWi9`K)9 z{Dtj9Jip=t-QG%Iu)hW5W6hB0 ziN;!5YFw-(7S(NIEn$b>V{^y+{#Bxge8KPV2A~7JP{`&8Ic+VmfGg?^1|o3HW{dFGs+rU0 z2rQ4(OslJH;LP&y^XUvwK~EPPn7w9-zy-WAIJ>4cwU?63JcXvuc@DQVLkJ;_+pXP&zF|84$B|& z*&?mMaCD_(6$^VD?p0h?-W6WAhb;?6ZDCI&=8LibKZUke*__^G9E}Ep{2Z7Z@dlRp zJXnl*0&d8-Ear2BwQBH^p2HUmhFBV^{VoEPoWT~=*VJ9e7EPb6K-c)+I)3Fs zJQvsT9CA+Q*QfI<;_ozmg_o+U!@n~bQDU>L^ak9)mA2ptPq@VwTsicLEwUo2UyTLa z=^2xkC@1GRB}US5k;fapR%lmB)*7F~S;zm@LoqFn+Z%B>eI7tFUZh4TLCQkJgdnTU z6TsXVE-`pJRn*Sr7{NJdOb9Oa$x|6sr|o*Zgu{Vgh60Xg z6nv`($O*1ut&V`(=LvHI452l<>zyEaV4yeT150SZT7l+dWh+`DE=K@(9YmFIf)5Eh zU|dTIixfJ7)p+4g02=bRky%L+gDV4`Fm}-uLR<4{TUKbDh31lu0hKQ7iN?YKY(cUt zR50du0!vrAWP`*}hS`WpsHrA~!-}7{Clm#xKGe^GSffCNH?k6}#^upf9o5`sBZbih zR2u{~z*#AV~-s2Gt@s6Li9^kwE5FMzh;3dYb{p(8$r*AKsFydd>R5Huo_zxI;$ zK%58OtVPm&mSH$u8TLj!EM=JICaqhe+e7}+7SL53+@Kr05_A{Mk<(<;EDChi1MU)h zBKQpv@$#jP!+07Xj4K|5ahmt%!%HZ*ayt4M*#$AqVOvxT4xbrXC9i@GMU`@@^IjC6#w_Lt`68Q{p z&&Us(@Eur_9LOXC9-A%6X-}Is8VZ9GOH#?8RXzx%&5Ec^8VNW`0@4+Pj37x(q-6!E z3b`g=f$rflmE`nmE+dokBhUBQ;}6&eNW$y$37e1T&duic2I_h{4=RJ^g)=&qDYTc|UNjg5 z&&9o7%oj>AU?iOLi(TVwY4Lg@wiyjfI9=j8GF^|&Vb1Bm3;v|%%MhMNVopDg!dq54 ze86tM69+`8STu}Y1#+VEtxF4C(UYKO^aAh0HlS3f=x|O;Gvz?g##ImW+=DX4@mqI3 zsdlJO4q#j**O|fXY9nPt3*{C&qOFU#H8C5wsW#2OwlKnMTwk$k&U!Zt^Ef?D#&xWQ zqasqt)Sghz%yTk%+@T0#7!?<0uiLFO*8uMv;DhndQu+{+oXm?+WH{f3zhLZK+im)o z->Q%K$w?ChWvKzIu>OowBBqBKBJ6Xx-NSiu(Ly+gE=zL^6#EP}!9ypZO$w8F$kN1U z%8~(P22SaBI>_I&jT^KsJQ#=Hm zb@^D0Q}j?o1I#9L?=v~{IRhaG-{%RWI=XsLVBo$^3>mp#(Pwamy9D79TfC@4D_z>8 z=du;Ht7!0;?{mNmD1vdZKI$c7c|^p-hhNS#w$ofH6D6893rD6kfHS{VZ%Y)tGsw*& Kv<9Xz9RI)L6{9c! diff --git a/LPP_drivers/exemples/hello/Makefile b/LPP_drivers/exemples/hello/Makefile new file mode 100644 --- /dev/null +++ b/LPP_drivers/exemples/hello/Makefile @@ -0,0 +1,44 @@ +#------------------------------------------------------------------------------ +#-- This file is a part of the LPP VHDL IP LIBRARY +#-- Copyright (C) 2010, Laboratory of Plasmas Physic - CNRS +#-- +#-- This program is free software; you can redistribute it and/or modify +#-- it under the terms of the GNU General Public License as published by +#-- the Free Software Foundation; either version 3 of the License, or +#-- (at your option) any later version. +#-- +#-- This program is distributed in the hope that it will be useful, +#-- but WITHOUT ANY WARRANTY; without even the implied warranty of +#-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the +#-- GNU General Public License for more details. +#-- +#-- You should have received a copy of the GNU General Public License +#-- along with this program; if not, write to the Free Software +#-- Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA +#------------------------------------------------------------------------------ + +include ../../rules.mk +LIBDIR= +INCPATH = ../../includes +SCRIPTDIR=../../scripts/ +LIBS= +INPUTFILE=main.c +EXEC=hello.bin +OUTBINDIR=bin/ + + +.PHONY:bin + +all:bin + @echo $(EXEC)" file created" + +clean: + rm -f *.{o,a} + + + +help:ruleshelp + @echo " all : makes an executable file called "$(EXEC) + @echo " in "$(OUTBINDIR) + @echo " clean : removes temporary files" + diff --git a/LPP_drivers/exemples/hello/main.c b/LPP_drivers/exemples/hello/main.c new file mode 100644 --- /dev/null +++ b/LPP_drivers/exemples/hello/main.c @@ -0,0 +1,26 @@ +/*------------------------------------------------------------------------------ +-- This file is a part of the LPP VHDL IP LIBRARY +-- Copyright (C) 2009 - 2010, Laboratory of Plasmas Physic - CNRS +-- +-- This program is free software; you can redistribute it and/or modify +-- it under the terms of the GNU General Public License as published by +-- the Free Software Foundation; either version 3 of the License, or +-- (at your option) any later version. +-- +-- This program is distributed in the hope that it will be useful, +-- but WITHOUT ANY WARRANTY; without even the implied warranty of +-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the +-- GNU General Public License for more details. +-- +-- You should have received a copy of the GNU General Public License +-- along with this program; if not, write to the Free Software +-- Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA +-------------------------------------------------------------------------------*/ +#include "stdio.h" + + +int main() +{ + printf("hello World\n"); + return 0; +} diff --git a/LPP_drivers/scripts/load.txt b/LPP_drivers/scripts/load.txt --- a/LPP_drivers/scripts/load.txt +++ b/LPP_drivers/scripts/load.txt @@ -1,1 +1,1 @@ -load bin/BenchFIFO.bin +load bin/hello.bin diff --git a/Makefile b/Makefile --- a/Makefile +++ b/Makefile @@ -61,6 +61,7 @@ Patched-dist: Patch-GRLIB doc: + mkdir -p doc/html/ cp doc/ressources/*.jpg doc/html/ cp doc/ressources/doxygen.css doc/html/ make -C lib/lpp doc diff --git a/designs/LFR-142200-DM-LEON3-BASE/config.vhd b/designs/LFR-142200-DM-LEON3-BASE/config.vhd --- a/designs/LFR-142200-DM-LEON3-BASE/config.vhd +++ b/designs/LFR-142200-DM-LEON3-BASE/config.vhd @@ -29,9 +29,9 @@ package config is -- Clock generator constant CFG_CLKTECH : integer := inferred; - constant CFG_CLKMUL : integer := (45); - constant CFG_CLKDIV : integer := (9); - constant CFG_OCLKDIV : integer := (8); + constant CFG_CLKMUL : integer := (5); + constant CFG_CLKDIV : integer := (10); + constant CFG_OCLKDIV : integer := (1); constant CFG_PCIDLL : integer := 0; constant CFG_PCISYSCLK: integer := 0; constant CFG_CLK_NOFB : integer := 0; @@ -177,4 +177,4 @@ package config is constant CFG_DUART : integer := 0; -end; \ No newline at end of file +end; diff --git a/designs/LFR-142200-DM-LEON3-BASE/leon3mp.vhd b/designs/LFR-142200-DM-LEON3-BASE/leon3mp.vhd --- a/designs/LFR-142200-DM-LEON3-BASE/leon3mp.vhd +++ b/designs/LFR-142200-DM-LEON3-BASE/leon3mp.vhd @@ -1,22 +1,23 @@ ----------------------------------------------------------------------------------- --- Company: --- Engineer: --- --- Create Date: 17:16:12 03/29/2011 --- Design Name: --- Module Name: top - Behavioral --- Project Name: --- Target Devices: --- Tool versions: --- Description: +----------------------------------------------------------------------------- +-- LEON3 Demonstration design +-- Copyright (C) 2004 Jiri Gaisler, Gaisler Research +-- +-- This program is free software; you can redistribute it and/or modify +-- it under the terms of the GNU General Public License as published by +-- the Free Software Foundation; either version 2 of the License, or +-- (at your option) any later version. -- --- Dependencies: +-- This program is distributed in the hope that it will be useful, +-- but WITHOUT ANY WARRANTY; without even the implied warranty of +-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the +-- GNU General Public License for more details. -- --- Revision: --- Revision 0.01 - File Created --- Additional Comments: --- ----------------------------------------------------------------------------------- +-- You should have received a copy of the GNU General Public License +-- along with this program; if not, write to the Free Software +-- Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA +------------------------------------------------------------------------------ + + library ieee; use ieee.std_logic_1164.all; library grlib; @@ -34,193 +35,157 @@ use esa.memoryctrl.all; use work.config.all; library lpp; use lpp.lpp_amba.all; -use lpp.lpp_uart.all; use lpp.lpp_memory.all; -use lpp.general_purpose.all; +--use lpp.lpp_uart.all; +--use lpp.lpp_matrix.all; +--use lpp.lpp_usb.all; + +entity leon3mp is + generic ( + fabtech : integer := CFG_FABTECH; + memtech : integer := CFG_MEMTECH; + padtech : integer := CFG_PADTECH; + clktech : integer := CFG_CLKTECH; + disas : integer := CFG_DISAS; -- Enable disassembly to console + dbguart : integer := CFG_DUART; -- Print UART on console + pclow : integer := CFG_PCLOW + ); + port ( + clk50MHz : in std_ulogic; + reset : in std_ulogic; + ramclk : out std_logic; + + ahbrxd : in std_ulogic; -- DSU rx data + ahbtxd : out std_ulogic; -- DSU tx data + dsubre : in std_ulogic; + dsuact : out std_ulogic; + urxd1 : in std_ulogic; -- UART1 rx data + utxd1 : out std_ulogic; -- UART1 tx data + errorn : out std_ulogic; + + address : out std_logic_vector(18 downto 0); + data : inout std_logic_vector(31 downto 0); -entity miniamba is - generic ( - fabtech : integer := CFG_FABTECH; - memtech : integer := CFG_MEMTECH; - padtech : integer := CFG_PADTECH; - clktech : integer := CFG_CLKTECH; - disas : integer := CFG_DISAS; -- Enable disassembly to console - dbguart : integer := CFG_DUART; -- Print UART on console - pclow : integer := CFG_PCLOW); - Port ( - clk50MHz : in STD_LOGIC; - reset : in STD_LOGIC; - led : out std_logic_vector(1 downto 0); - errorn : out std_ulogic; - dsubre : in std_ulogic; - dsuact : out std_ulogic; - ahbrxd : in std_ulogic; - ahbtxd : out std_ulogic; - urxd1 : in std_ulogic; - utxd1 : out std_ulogic; - data : inout std_logic_vector(31 downto 0); - address : out std_logic_vector(18 downto 0); - nBWa : out std_logic; - nBWb : out std_logic; - nBWc : out std_logic; - nBWd : out std_logic; - nBWE : out std_logic; - nADSC : out std_logic; - nADSP : out std_logic; - nADV : out std_logic; - nGW : out std_logic; - nCE1 : out std_logic; - CE2 : out std_logic; - nCE3 : out std_logic; - nOE : out std_logic; - MODE : out std_logic; - SSRAM_CLK : out std_logic; - ZZ : out std_logic - ); -end miniamba; + nBWa : out std_logic; + nBWb : out std_logic; + nBWc : out std_logic; + nBWd : out std_logic; + nBWE : out std_logic; + nADSC : out std_logic; + nADSP : out std_logic; + nADV : out std_logic; + nGW : out std_logic; + nCE1 : out std_logic; + CE2 : out std_logic; + nCE3 : out std_logic; + nOE : out std_logic; + MODE : out std_logic; + SSRAM_CLK : out std_logic; + ZZ : out std_logic; + led : out std_logic_vector(1 downto 0) + ); +end; -architecture Behavioral of miniamba is +architecture Behavioral of leon3mp is + +constant maxahbmsp : integer := CFG_NCPU+CFG_AHB_UART+ + CFG_GRETH+CFG_AHB_JTAG; +constant maxahbm : integer := maxahbmsp; +--Clk & Rst g�n� +signal vcc : std_logic_vector(4 downto 0); +signal gnd : std_logic_vector(4 downto 0); +signal resetnl : std_ulogic; +signal clk2x : std_ulogic; +signal lclk : std_ulogic; +signal lclk2x : std_ulogic; +signal clkm : std_ulogic; +signal rstn : std_ulogic; +signal rstraw : std_ulogic; +signal pciclk : std_ulogic; +signal sdclkl : std_ulogic; +signal cgi : clkgen_in_type; +signal cgo : clkgen_out_type; --- AHB / APB -signal apbi : apb_slv_in_type; -signal apbo : apb_slv_out_vector := (others => apb_none); -signal ahbsi : ahb_slv_in_type; -signal ahbso : ahb_slv_out_vector := (others => ahbs_none); -signal ahbmi : ahb_mst_in_type; -signal ahbmo : ahb_mst_out_vector := (others => ahbm_none); --- AHBUART -signal ahbuarti: uart_in_type; -signal ahbuarto: uart_out_type; -signal apbuarti: uart_in_type; -signal apbuarto: uart_out_type; -signal rxd2 : std_ulogic; -signal rxd1 : std_ulogic; -signal txd1 : std_ulogic; - -signal vcc : std_logic_vector(4 downto 0); -signal gnd : std_logic_vector(4 downto 0); - --- MEM CTRLR -signal memi : memory_in_type; -signal memo : memory_out_type; -signal sdo : sdram_out_type; -signal sdo3 : sdctrl_out_type; -signal wpo : wprot_out_type; +signal apbi : apb_slv_in_type; +signal apbo : apb_slv_out_vector := (others => apb_none); +signal ahbsi : ahb_slv_in_type; +signal ahbso : ahb_slv_out_vector := (others => ahbs_none); +signal ahbmi : ahb_mst_in_type; +signal ahbmo : ahb_mst_out_vector := (others => ahbm_none); +--UART +signal ahbuarti : uart_in_type; +signal ahbuarto : uart_out_type; +signal apbuarti : uart_in_type; +signal apbuarto : uart_out_type; +--MEM CTRLR +signal memi : memory_in_type; +signal memo : memory_out_type; +signal wpo : wprot_out_type; +signal sdo : sdram_out_type; +--IRQ +signal irqi : irq_in_vector(0 to CFG_NCPU-1); +signal irqo : irq_out_vector(0 to CFG_NCPU-1); +--Timer +signal gpti : gptimer_in_type; +signal gpto : gptimer_out_type; +--GPIO +signal gpioi : gpio_in_type; +signal gpioo : gpio_out_type; +--DSU +signal dbgi : l3_debug_in_vector(0 to CFG_NCPU-1); +signal dbgo : l3_debug_out_vector(0 to CFG_NCPU-1); +signal dsui : dsu_in_type; +signal dsuo : dsu_out_type; +---------------------------------------------------------------------- +--- AJOUT TEST ------------------------Signaux---------------------- +---------------------------------------------------------------------- +-- TEST USB +--signal USB_Read : std_logic; +--signal USB_Write : std_logic; -signal clkm : std_ulogic; -signal resetnl : std_ulogic; -signal sdclkl : std_ulogic; -signal pciclk : std_ulogic; -signal lclk : std_ulogic; -signal rstn : std_ulogic; -signal clk2x : std_ulogic; -signal rstraw : std_logic; -signal rstneg : std_logic; -signal lock : std_logic; -signal cgi : clkgen_in_type; -signal cgo : clkgen_out_type; +-- MATRICE SPECTRALE +--signal Matrix_Write : std_logic; +--signal Matrix_Read : std_logic_vector(1 downto 0); +--signal Matrix_Full : std_logic_vector(1 downto 0); +--signal Matrix_Empty : std_logic_vector(1 downto 0); +--signal Matrix_Data1 : std_logic_vector(15 downto 0); +--signal Matrix_Data2 : std_logic_vector(15 downto 0); +--signal Matrix_Result : std_logic_vector(31 downto 0); --- LEON3 -signal irqi : irq_in_vector(0 to CFG_NCPU-1); -signal irqo : irq_out_vector(0 to CFG_NCPU-1); -signal dbgi : l3_debug_in_vector(0 to CFG_NCPU-1); -signal dbgo : l3_debug_out_vector(0 to CFG_NCPU-1); - -signal dsui : dsu_in_type; -signal dsuo : dsu_out_type; -signal dui : uart_in_type; -signal duo : uart_out_type; - - -constant boardfreq : integer := 50000; -- input frequency in KHz +--------------------------------------------------------------------- +constant IOAEN : integer := CFG_CAN; +constant boardfreq : integer := 50000; begin ---------------------------------------------------------------------- --- Reset and Clock generation ------------------------------------- ---------------------------------------------------------------------- - --- vcc <= (others => '1'); gnd <= (others => '0'); --- cgi.pllctrl <= "00"; cgi.pllrst <= rstraw; --- rstneg <= reset; --- --- rst0 : rstgen port map (rstneg, clkm, '1', rstn, rstraw); --- lock <= cgo.clklock; --- --- clk_pad : clkpad generic map (tech => padtech) port map (clk50MHz, lclk); ----- ----- clkgen0 : clkgen -- clock generator MUL 4, DIV 5 ----- generic map (fabtech, CFG_CLKMUL, CFG_CLKDIV, 0, 0, 0, 0, 0, BOARD_FREQ, 0) ----- port map (lclk, gnd(0), clkm, open, open, open, open, cgi, cgo, open, open, clk2x); --- ---process(lclk) ---begin --- if lclk'event and lclk = '1' then --- clkm <= not clkm; --- end if; ---end process; + vcc <= (others => '1'); gnd <= (others => '0'); cgi.pllctrl <= "00"; cgi.pllrst <= rstraw; + + rst0 : rstgen port map (reset, clkm, cgo.clklock, rstn, rstraw); - clk_pad : inpad generic map (tech => 0) port map (clk50MHz, lclk); + + clk_pad : clkpad generic map (tech => padtech) port map (clk50MHz, lclk2x); clkgen0 : clkgen -- clock generator generic map (clktech, CFG_CLKMUL, CFG_CLKDIV, CFG_MCTRL_SDEN, CFG_CLK_NOFB, 0, 0, 0, boardfreq, 0, 0, CFG_OCLKDIV) - port map (lclk, lclk, clkm, open, open, open, open, cgi, cgo); - - resetn_pad : inpad generic map (tech => padtech) port map (reset, resetnl); - rst0 : rstgen -- reset generator - port map (resetnl, clkm, cgo.clklock, rstn, rstraw); - --led(5) <= cgo.clklock; - - --------------------------------------- ---- CLK_DIVIDER ---------------------- --------------------------------------- -clk_divider0 : Clk_divider - generic map (OSC_freqHz => 50000000, TargetFreq_Hz => 5) - Port map( clkm, rstn, led(1)); - -------------------------------- ---- AHB CONTROLLER ------------ -------------------------------- -ahb0 : ahbctrl -- AHB arbiter/multiplexer - generic map (defmast => 0, --AHB_UART default master - split => CFG_SPLIT, - rrobin => CFG_RROBIN, ioaddr => CFG_AHBIO, ioen => 1, - nahbm => 3, - nahbs => 2) - port map (rstn, clkm, ahbmi, ahbmo, ahbsi, ahbso); - - -------------------------------- ---- MEMORY CONTROLLER --------- -------------------------------- -memctrlr : mctrl generic map (hindex => 0,pindex => 0, paddr => 0) - port map (rstn, clkm, memi, memo, ahbsi, ahbso(0),apbi,apbo(0),wpo, sdo); - - -bdr : for i in 0 to 3 generate - data_pad : iopadv generic map (tech => padtech, width => 8) - port map (data(31-i*8 downto 24-i*8), memo.data(31-i*8 downto 24-i*8), -memo.bdrive(i), memi.data(31-i*8 downto 24-i*8)); -end generate; - - - -addr_pad : outpadv generic map (width => 19, tech => padtech) - port map (address, memo.address(18 downto 0)); - - - -SSRAM_0:entity ssram_plugin -generic map (tech => padtech) -port map -(clkm,memo,SSRAM_CLK,nBWa,nBWb,nBWc,nBWd,nBWE,nADSC,nADSP,nADV,nGW,nCE1,CE2,nCE3,nOE,MODE,ZZ); + port map (lclk, lclk, clkm, open, clk2x, sdclkl, pciclk, cgi, cgo); + + ramclk <= clkm; +process(lclk2x) +begin + if lclk2x'event and lclk2x = '1' then + lclk <= not lclk; + end if; +end process; ---------------------------------------------------------------------- ---- LEON3 processor and DSU ----------------------------------------- +--- LEON3 processor / DSU / IRQ ------------------------------------ ---------------------------------------------------------------------- l3 : if CFG_LEON3 = 1 generate @@ -252,43 +217,110 @@ port map nodsu : if CFG_DSU = 0 generate ahbso(2) <= ahbs_none; dsuo.tstop <= '0'; dsuo.active <= '0'; end generate; - nouah : if CFG_AHB_UART = 0 generate apbo(7) <= apb_none; end generate; + + irqctrl : if CFG_IRQ3_ENABLE /= 0 generate + irqctrl0 : irqmp -- interrupt controller + generic map (pindex => 2, paddr => 2, ncpu => CFG_NCPU) + port map (rstn, clkm, apbi, apbo(2), irqo, irqi); + end generate; + irq3 : if CFG_IRQ3_ENABLE = 0 generate + x : for i in 0 to CFG_NCPU-1 generate + irqi(i).irl <= "0000"; + end generate; + apbo(2) <= apb_none; + end generate; + +---------------------------------------------------------------------- +--- Memory controllers --------------------------------------------- +---------------------------------------------------------------------- + +memctrlr : mctrl generic map (hindex => 0,pindex => 0, paddr => 0) + port map (rstn, clkm, memi, memo, ahbsi, ahbso(0),apbi,apbo(0),wpo, sdo); + +memi.brdyn <= '1'; memi.bexcn <= '1'; +memi.writen <= '1'; memi.wrn <= "1111"; memi.bwidth <= "10"; + +bdr : for i in 0 to 3 generate + data_pad : iopadv generic map (tech => padtech, width => 8) + port map (data(31-i*8 downto 24-i*8), memo.data(31-i*8 downto 24-i*8), +memo.bdrive(i), memi.data(31-i*8 downto 24-i*8)); +end generate; -------------------------------- ---- AHBUART ------------------- -------------------------------- -dcom0 : ahbuart -- AMBA AHB Serial Debug Interface - generic map (hindex => 1, pindex => 2, paddr => 2) - port map (rstn, clkm, ahbuarti, ahbuarto, apbi, apbo(2), ahbmi, ahbmo(1)); -dsurx_pad : inpad generic map (tech => padtech) port map (ahbrxd, rxd2); -dsutx_pad : outpad generic map (tech => padtech) port map (ahbtxd, ahbuarto.txd); -ahbuarti.rxd <= rxd2; +addr_pad : outpadv generic map (width => 19, tech => padtech) + port map (address, memo.address(20 downto 2)); + + +SSRAM_0:entity ssram_plugin +generic map (tech => padtech) +port map +(clkm,memo,SSRAM_CLK,nBWa,nBWb,nBWc,nBWd,nBWE,nADSC,nADSP,nADV,nGW,nCE1,CE2,nCE3,nOE,MODE,ZZ); + +---------------------------------------------------------------------- +--- AHB CONTROLLER ------------------------------------------------- +---------------------------------------------------------------------- + + ahb0 : ahbctrl -- AHB arbiter/multiplexer + generic map (defmast => CFG_DEFMST, split => CFG_SPLIT, + rrobin => CFG_RROBIN, ioaddr => CFG_AHBIO, + ioen => IOAEN, nahbm => maxahbm, nahbs => 8) + port map (rstn, clkm, ahbmi, ahbmo, ahbsi, ahbso); ---------------------------------------------------------------------- ---- APB Bridge and various periherals -------------------------------- +--- AHB UART ------------------------------------------------------- ---------------------------------------------------------------------- -apb0 : apbctrl -- AHB/APB bridge - generic map (hindex => 3, haddr => CFG_APBADDR) - port map (rstn, clkm, ahbsi, ahbso(3), apbi, apbo); + dcomgen : if CFG_AHB_UART = 1 generate + dcom0: ahbuart -- Debug UART + generic map (hindex => CFG_NCPU, pindex => 7, paddr => 7) + port map (rstn, clkm, ahbuarti, ahbuarto, apbi, apbo(7), ahbmi, ahbmo(CFG_NCPU)); + dsurx_pad : inpad generic map (tech => padtech) port map (ahbrxd, ahbuarti.rxd); + dsutx_pad : outpad generic map (tech => padtech) port map (ahbtxd, ahbuarto.txd); +-- led(0) <= not ahbuarti.rxd; led(1) <= not ahbuarto.txd; + end generate; + nouah : if CFG_AHB_UART = 0 generate apbo(7) <= apb_none; end generate; + +---------------------------------------------------------------------- +--- APB Bridge ----------------------------------------------------- +---------------------------------------------------------------------- -uart1 : APB_UART - generic map( - pindex => 1, - paddr => 1) - port map( - clk => clkm, --! Horloge du composant - rst => rstn, --! Reset general du composant - apbi => apbi, --! Registre de gestion des entr�es du bus - apbo => apbo(1), --! Registre de gestion des sorties du bus - TXD => utxd1, --! Transmission s�rie, c�t� composant - RXD => urxd1 --! Reception s�rie, c�t� composant - ); + apb0 : apbctrl -- AHB/APB bridge + generic map (hindex => 1, haddr => CFG_APBADDR) + port map (rstn, clkm, ahbsi, ahbso(1), apbi, apbo ); + +---------------------------------------------------------------------- +--- GPT Timer ------------------------------------------------------ +---------------------------------------------------------------------- + + gpt : if CFG_GPT_ENABLE /= 0 generate + timer0 : gptimer -- timer unit + generic map (pindex => 3, paddr => 3, pirq => CFG_GPT_IRQ, + sepirq => CFG_GPT_SEPIRQ, sbits => CFG_GPT_SW, ntimers => CFG_GPT_NTIM, + nbits => CFG_GPT_TW) + port map (rstn, clkm, apbi, apbo(3), gpti, gpto); + gpti.dhalt <= dsuo.tstop; gpti.extclk <= '0'; +-- led(4) <= gpto.wdog; + end generate; + notim : if CFG_GPT_ENABLE = 0 generate apbo(3) <= apb_none; end generate; ----------------------------------- ---- LED -------------------------- ----------------------------------- -led(0) <= not rxd1; +---------------------------------------------------------------------- +--- APB UART ------------------------------------------------------- +---------------------------------------------------------------------- + + ua1 : if CFG_UART1_ENABLE /= 0 generate + uart1 : apbuart -- UART 1 + generic map (pindex => 1, paddr => 1, pirq => 2, console => dbguart, + fifosize => CFG_UART1_FIFO) + port map (rstn, clkm, apbi, apbo(1), ahbuarti, apbuarto); + apbuarti.rxd <= urxd1; apbuarti.extclk <= '0'; utxd1 <= apbuarto.txd; + apbuarti.ctsn <= '0'; --rtsn1 <= apbuarto.rtsn; + led(0) <= not apbuarti.rxd; led(1) <= not apbuarto.txd; + end generate; + noua0 : if CFG_UART1_ENABLE = 0 generate apbo(1) <= apb_none; end generate; + +--------------------------------------------------------------------- +--- AJOUT TEST -------------------------------------IPs------------ +--------------------------------------------------------------------- + end Behavioral; \ No newline at end of file diff --git a/designs/LFR-142200-DM-MINIAMBA/leon3mp.vhd b/designs/LFR-142200-DM-MINIAMBA/leon3mp.vhd --- a/designs/LFR-142200-DM-MINIAMBA/leon3mp.vhd +++ b/designs/LFR-142200-DM-MINIAMBA/leon3mp.vhd @@ -17,55 +17,78 @@ -- Additional Comments: -- ---------------------------------------------------------------------------------- -library IEEE; -use IEEE.STD_LOGIC_1164.ALL; -library grlib; +library ieee; +use ieee.std_logic_1164.all; +library grlib; use grlib.amba.all; -use work.config.all; +use grlib.stdlib.all; +library techmap; +use techmap.gencomp.all; library gaisler; +use gaisler.memctrl.all; +use gaisler.leon3.all; use gaisler.uart.all; use gaisler.misc.all; -use gaisler.leon3.all; -library techmap; -use techmap.gencomp.all; -use techmap.allclkgen.all; +library esa; +use esa.memoryctrl.all; +use work.config.all; library lpp; -use lpp.general_purpose.all; +use lpp.lpp_amba.all; use lpp.lpp_uart.all; +use lpp.lpp_memory.all; +use lpp.general_purpose.all; -entity top is +entity miniamba is generic ( fabtech : integer := CFG_FABTECH; - memtech : integer := CFG_MEMTECH; - padtech : integer := CFG_PADTECH; - clktech : integer := CFG_CLKTECH; - disas : integer := CFG_DISAS; -- Enable disassembly to console - dbguart : integer := CFG_DUART; -- Print UART on console + memtech : integer := CFG_MEMTECH; + padtech : integer := CFG_PADTECH; + clktech : integer := CFG_CLKTECH; + disas : integer := CFG_DISAS; -- Enable disassembly to console + dbguart : integer := CFG_DUART; -- Print UART on console pclow : integer := CFG_PCLOW); - Port ( clk50MHz : in STD_LOGIC; + Port ( + clk50MHz : in STD_LOGIC; reset : in STD_LOGIC; led : out std_logic_vector(1 downto 0); - -- - ahbrxd : in std_ulogic; + ahbrxd : in std_ulogic; ahbtxd : out std_ulogic; - urxd1 : in std_ulogic; - utxd1 : out std_ulogic - ); -end top; + urxd1 : in std_ulogic; + utxd1 : out std_ulogic; + data : inout std_logic_vector(31 downto 0); + address : out std_logic_vector(18 downto 0); + nBWa : out std_logic; + nBWb : out std_logic; + nBWc : out std_logic; + nBWd : out std_logic; + nBWE : out std_logic; + nADSC : out std_logic; + nADSP : out std_logic; + nADV : out std_logic; + nGW : out std_logic; + nCE1 : out std_logic; + CE2 : out std_logic; + nCE3 : out std_logic; + nOE : out std_logic; + MODE : out std_logic; + SSRAM_CLK : out std_logic; + ZZ : out std_logic + ); +end miniamba; -architecture Behavioral of top is - ---- AHB / APB -signal apbi : apb_slv_in_type; -signal apbo : apb_slv_out_vector := (others => apb_none); -signal ahbsi : ahb_slv_in_type; -signal ahbso : ahb_slv_out_vector := (others => ahbs_none); -signal ahbmi : ahb_mst_in_type; -signal ahbmo : ahb_mst_out_vector := (others => ahbm_none); +architecture Behavioral of miniamba is + +--- AHB / APB +signal apbi : apb_slv_in_type; +signal apbo : apb_slv_out_vector := (others => apb_none); +signal ahbsi : ahb_slv_in_type; +signal ahbso : ahb_slv_out_vector := (others => ahbs_none); +signal ahbmi : ahb_mst_in_type; +signal ahbmo : ahb_mst_out_vector := (others => ahbm_none); -- AHBUART -signal ahbuarti: uart_in_type; +signal ahbuarti: uart_in_type; signal ahbuarto: uart_out_type; -signal apbuarti: uart_in_type; +signal apbuarti: uart_in_type; signal apbuarto: uart_out_type; signal rxd2 : std_ulogic; signal rxd1 : std_ulogic; @@ -73,85 +96,155 @@ signal txd1 : std_ulogic; signal vcc : std_logic_vector(4 downto 0); signal gnd : std_logic_vector(4 downto 0); ---signal LED_rotary : std_logic_vector(7 downto 0); + +-- MEM CTRLR +signal memi : memory_in_type; +signal memo : memory_out_type; +signal sdo : sdram_out_type; +signal sdo3 : sdctrl_out_type; +signal wpo : wprot_out_type; signal clkm : std_ulogic; +signal resetnl : std_ulogic; +signal sdclkl : std_ulogic; +signal pciclk : std_ulogic; signal lclk : std_ulogic; signal rstn : std_ulogic; signal clk2x : std_ulogic; -signal rstraw : std_logic; +signal rstraw : std_logic; signal rstneg : std_logic; signal lock : std_logic; -signal cgi : clkgen_in_type; +signal cgi : clkgen_in_type; signal cgo : clkgen_out_type; -constant BOARD_FREQ : integer := 50000; -- input frequency in KHz +-- LEON3 +signal irqi : irq_in_vector(0 to CFG_NCPU-1); +signal irqo : irq_out_vector(0 to CFG_NCPU-1); +signal dbgi : l3_debug_in_vector(0 to CFG_NCPU-1); +signal dbgo : l3_debug_out_vector(0 to CFG_NCPU-1); + +signal dsui : dsu_in_type; +signal dsuo : dsu_out_type; +signal dui : uart_in_type; +signal duo : uart_out_type; + + +constant boardfreq : integer := 50000; -- input frequency in KHz begin ----------------------------------------------------------------------- ---- Reset and Clock generation ------------------------------------- ----------------------------------------------------------------------- - - vcc <= (others => '1'); gnd <= (others => '0'); - cgi.pllctrl <= "00"; cgi.pllrst <= rstraw; - rstneg <= reset; - - rst0 : rstgen port map (rstneg, clkm, lock, rstn, rstraw); - lock <= cgo.clklock; - - clk_pad : clkpad generic map (tech => padtech) port map (clk50MHz, lclk); - - clkgen0 : clkgen -- clock generator MUL 4, DIV 5 - generic map (fabtech, CFG_CLKMUL, CFG_CLKDIV, 0, 0, 0, 0, 0, BOARD_FREQ, 0) - port map (lclk, gnd(0), clkm, open, open, open, open, cgi, cgo, open, open, clk2x); +---------------------------------------------------------------------- +--- Reset and Clock generation ------------------------------------- +---------------------------------------------------------------------- + +-- vcc <= (others => '1'); gnd <= (others => '0'); +-- cgi.pllctrl <= "00"; cgi.pllrst <= rstraw; +-- rstneg <= reset; +-- +-- rst0 : rstgen port map (rstneg, clkm, '1', rstn, rstraw); +-- lock <= cgo.clklock; +-- +-- clk_pad : clkpad generic map (tech => padtech) port map (clk50MHz, lclk); +---- +---- clkgen0 : clkgen -- clock generator MUL 4, DIV 5 +---- generic map (fabtech, CFG_CLKMUL, CFG_CLKDIV, 0, 0, 0, 0, 0, BOARD_FREQ, 0) +---- port map (lclk, gnd(0), clkm, open, open, open, open, cgi, cgo, open, open, clk2x); +-- +--process(lclk) +--begin +-- if lclk'event and lclk = '1' then +-- clkm <= not clkm; +-- end if; +--end process; + vcc <= (others => '1'); gnd <= (others => '0'); + cgi.pllctrl <= "00"; cgi.pllrst <= rstraw; + + clk_pad : inpad generic map (tech => 0) port map (clk50MHz, lclk); + + clkgen0 : clkgen -- clock generator + generic map (clktech, CFG_CLKMUL, CFG_CLKDIV, CFG_MCTRL_SDEN, + CFG_CLK_NOFB, 0, 0, 0, boardfreq, 0, 0, CFG_OCLKDIV) + port map (lclk, lclk, clkm, open, open, open, open, cgi, cgo); + + resetn_pad : inpad generic map (tech => padtech) port map (reset, resetnl); + rst0 : rstgen -- reset generator + port map (resetnl, clkm, cgo.clklock, rstn, rstraw); + --led(5) <= cgo.clklock; + -------------------------------------- --- CLK_DIVIDER ---------------------- -------------------------------------- -clk_divider0 : Clk_divider - generic map (OSC_freqHz => 50000000, TargetFreq_Hz => 5) +clk_divider0 : Clk_divider + generic map (OSC_freqHz => 50000000, TargetFreq_Hz => 5) Port map( clkm, rstn, led(1)); -------------------------------- ---- AHB CONTROLLER ------------ -------------------------------- -ahb0 : ahbctrl -- AHB arbiter/multiplexer - generic map (defmast => CFG_DEFMST, split => CFG_SPLIT, - rrobin => CFG_RROBIN, ioaddr => CFG_AHBIO, ioen => 1, - nahbm => CFG_NCPU+CFG_AHB_UART, - nahbs => 2) +------------------------------- +--- AHB CONTROLLER ------------ +------------------------------- +ahb0 : ahbctrl -- AHB arbiter/multiplexer + generic map (defmast => 0, --AHB_UART default master + split => CFG_SPLIT, + rrobin => CFG_RROBIN, ioaddr => CFG_AHBIO, ioen => 1, + nahbm => 3, + nahbs => 2) port map (rstn, clkm, ahbmi, ahbmo, ahbsi, ahbso); + +------------------------------- +--- MEMORY CONTROLLER --------- +------------------------------- +memctrlr : mctrl generic map (hindex => 0,pindex => 0, paddr => 0) + port map (rstn, clkm, memi, memo, ahbsi, ahbso(0),apbi,apbo(0),wpo, sdo); + + +bdr : for i in 0 to 3 generate + data_pad : iopadv generic map (tech => padtech, width => 8) + port map (data(31-i*8 downto 24-i*8), memo.data(31-i*8 downto 24-i*8), +memo.bdrive(i), memi.data(31-i*8 downto 24-i*8)); +end generate; + + + +addr_pad : outpadv generic map (width => 19, tech => padtech) + port map (address, memo.address(18 downto 0)); + + + +SSRAM_0:entity ssram_plugin +generic map (tech => padtech) +port map +(clkm,memo,SSRAM_CLK,nBWa,nBWb,nBWc,nBWd,nBWE,nADSC,nADSP,nADV,nGW,nCE1,CE2,nCE3,nOE,MODE,ZZ); + ------------------------------- --- AHBUART ------------------- ------------------------------- dcom0 : ahbuart -- AMBA AHB Serial Debug Interface - generic map (hindex => CFG_NCPU, pindex => 4, paddr => 7) - port map (rstn, clkm, ahbuarti, ahbuarto, apbi, apbo(4), ahbmi, ahbmo(CFG_NCPU)); + generic map (hindex => 1, pindex => 2, paddr => 2) + port map (rstn, clkm, ahbuarti, ahbuarto, apbi, apbo(2), ahbmi, ahbmo(1)); dsurx_pad : inpad generic map (tech => padtech) port map (ahbrxd, rxd2); dsutx_pad : outpad generic map (tech => padtech) port map (ahbtxd, ahbuarto.txd); ahbuarti.rxd <= rxd2; ----------------------------------------------------------------------- ---- APB Bridge and various periherals -------------------------------- ----------------------------------------------------------------------- +---------------------------------------------------------------------- +--- APB Bridge and various periherals -------------------------------- +---------------------------------------------------------------------- apb0 : apbctrl -- AHB/APB bridge - generic map (hindex => 1, haddr => CFG_APBADDR,nslaves => 1) - port map (rstn, clkm, ahbsi, ahbso(1), apbi, apbo); + generic map (hindex => 3, haddr => CFG_APBADDR) + port map (rstn, clkm, ahbsi, ahbso(3), apbi, apbo); -uart1 : APB_UART - generic map( - pindex => 0, - paddr => 0) - port map( - clk => clkm, --! Horloge du composant - rst => rstn, --! Reset general du composant - apbi => apbi, --! Registre de gestion des entr�es du bus - apbo => apbo(0), --! Registre de gestion des sorties du bus - TXD => utxd1, --! Transmission s�rie, c�t� composant - RXD => urxd1 --! Reception s�rie, c�t� composant - ); +uart1 : APB_UART + generic map( + pindex => 1, + paddr => 1) + port map( + clk => clkm, --! Horloge du composant + rst => rstn, --! Reset general du composant + apbi => apbi, --! Registre de gestion des entr�es du bus + apbo => apbo(1), --! Registre de gestion des sorties du bus + TXD => utxd1, --! Transmission s�rie, c�t� composant + RXD => urxd1 --! Reception s�rie, c�t� composant + ); ---------------------------------- @@ -159,5 +252,4 @@ uart1 : APB_UART ---------------------------------- led(0) <= not rxd1; -end Behavioral; - +end Behavioral; \ No newline at end of file diff --git a/designs/LFR-142200-DM-MINIAMBA/top_libero.prj.convert.8.6.bak b/designs/LFR-142200-DM-MINIAMBA/top_libero.prj.convert.8.6.bak --- a/designs/LFR-142200-DM-MINIAMBA/top_libero.prj.convert.8.6.bak +++ b/designs/LFR-142200-DM-MINIAMBA/top_libero.prj.convert.8.6.bak @@ -14,6 +14,7 @@ CURREV=1 ENDLIST LIST LIBRARIES grlib +dw02 synplify techmap spw @@ -32,6 +33,10 @@ LIST LIBRARIES_grlib ALIAS=grlib COMPILE_OPTION=COMPILE ENDLIST +LIST LIBRARIES_dw02 +ALIAS=dw02 +COMPILE_OPTION=COMPILE +ENDLIST LIST LIBRARIES_synplify ALIAS=synplify COMPILE_OPTION=COMPILE @@ -165,6 +170,10 @@ VALUE "/../../lib/grlib/amba/am STATE="utd" LIBRARY="grlib" ENDFILE +VALUE "/../../lib/tech/dw02/comp/DW02_components.vhd,hdl" +STATE="utd" +LIBRARY="dw02" +ENDFILE VALUE "/../../lib/synplify/sim/synplify.vhd,hdl" STATE="utd" LIBRARY="synplify" @@ -185,6 +194,10 @@ VALUE "/../../lib/techmap/infer STATE="utd" LIBRARY="techmap" ENDFILE +VALUE "/../../lib/techmap/inferred/tap_inferred.vhd,hdl" +STATE="utd" +LIBRARY="techmap" +ENDFILE VALUE "/../../lib/techmap/inferred/ddr_inferred.vhd,hdl" STATE="utd" LIBRARY="techmap" @@ -197,6 +210,62 @@ VALUE "/../../lib/techmap/infer STATE="utd" LIBRARY="techmap" ENDFILE +VALUE "/../../lib/techmap/dw02/mul_dw_gen.vhd,hdl" +STATE="utd" +LIBRARY="techmap" +ENDFILE +VALUE "/../../lib/techmap/proasic3/a3pacomp.vhd,hdl" +STATE="utd" +LIBRARY="techmap" +ENDFILE +VALUE "/../../lib/techmap/proasic3/memory_apa3.vhd,hdl" +STATE="utd" +LIBRARY="techmap" +ENDFILE +VALUE "/../../lib/techmap/proasic3/buffer_apa3.vhd,hdl" +STATE="utd" +LIBRARY="techmap" +ENDFILE +VALUE "/../../lib/techmap/proasic3/pads_apa3.vhd,hdl" +STATE="utd" +LIBRARY="techmap" +ENDFILE +VALUE "/../../lib/techmap/proasic3/clkgen_proasic3.vhd,hdl" +STATE="utd" +LIBRARY="techmap" +ENDFILE +VALUE "/../../lib/techmap/proasic3/ddr_proasic3.vhd,hdl" +STATE="utd" +LIBRARY="techmap" +ENDFILE +VALUE "/../../lib/techmap/proasic3/tap_proasic3.vhd,hdl" +STATE="utd" +LIBRARY="techmap" +ENDFILE +VALUE "/../../lib/techmap/proasic3/grspwc_proasic3.vhd,hdl" +STATE="utd" +LIBRARY="techmap" +ENDFILE +VALUE "/../../lib/techmap/proasic3/leon3ft_proasic3.vhd,hdl" +STATE="utd" +LIBRARY="techmap" +ENDFILE +VALUE "/../../lib/techmap/proasic3/leon3ft_proasic3_8_4_v8.vhd,hdl" +STATE="utd" +LIBRARY="techmap" +ENDFILE +VALUE "/../../lib/techmap/proasic3/grspwc2_proasic3.vhd,hdl" +STATE="utd" +LIBRARY="techmap" +ENDFILE +VALUE "/../../lib/techmap/proasic3/grspwc2_proasic3_16_16_rmap0.vhd,hdl" +STATE="utd" +LIBRARY="techmap" +ENDFILE +VALUE "/../../lib/techmap/proasic3/grspwc2_proasic3_16_16_rmap1.vhd,hdl" +STATE="utd" +LIBRARY="techmap" +ENDFILE VALUE "/../../lib/techmap/maps/allclkgen.vhd,hdl" STATE="utd" LIBRARY="techmap" @@ -1085,6 +1154,10 @@ VALUE "/../../lib/lpp/./dsp/lpp STATE="utd" LIBRARY="lpp" ENDFILE +VALUE "/../../lib/lpp/./dsp/lpp_fft/Flag_Extremum.vhd,hdl" +STATE="utd" +LIBRARY="lpp" +ENDFILE VALUE "/../../lib/lpp/./dsp/lpp_fft/lpp_fft.vhd,hdl" STATE="utd" LIBRARY="lpp" @@ -1181,6 +1254,38 @@ VALUE "/../../lib/lpp/./lpp_amb STATE="utd" LIBRARY="lpp" ENDFILE +VALUE "/../../lib/lpp/./lpp_AMR/APB_AMR.vhd,hdl" +STATE="utd" +LIBRARY="lpp" +ENDFILE +VALUE "/../../lib/lpp/./lpp_AMR/Clock_multi.vhd,hdl" +STATE="utd" +LIBRARY="lpp" +ENDFILE +VALUE "/../../lib/lpp/./lpp_AMR/Dephaseur.vhd,hdl" +STATE="utd" +LIBRARY="lpp" +ENDFILE +VALUE "/../../lib/lpp/./lpp_AMR/Gene_Rz.vhd,hdl" +STATE="utd" +LIBRARY="lpp" +ENDFILE +VALUE "/../../lib/lpp/./lpp_AMR/bclk_reg.vhd,hdl" +STATE="utd" +LIBRARY="lpp" +ENDFILE +VALUE "/../../lib/lpp/./lpp_AMR/lpp_AMR.vhd,hdl" +STATE="utd" +LIBRARY="lpp" +ENDFILE +VALUE "/../../lib/lpp/./lpp_balise/APB_Balise.vhd,hdl" +STATE="utd" +LIBRARY="lpp" +ENDFILE +VALUE "/../../lib/lpp/./lpp_balise/lpp_balise.vhd,hdl" +STATE="utd" +LIBRARY="lpp" +ENDFILE VALUE "/../../lib/lpp/./lpp_cna/APB_CNA.vhd,hdl" STATE="utd" LIBRARY="lpp" @@ -1209,6 +1314,54 @@ VALUE "/../../lib/lpp/./lpp_cna STATE="utd" LIBRARY="lpp" ENDFILE +VALUE "/../../lib/lpp/./lpp_matrix/ALU_Driver.vhd,hdl" +STATE="utd" +LIBRARY="lpp" +ENDFILE +VALUE "/../../lib/lpp/./lpp_matrix/ALU_v2.vhd,hdl" +STATE="utd" +LIBRARY="lpp" +ENDFILE +VALUE "/../../lib/lpp/./lpp_matrix/APB_Matrix.vhd,hdl" +STATE="utd" +LIBRARY="lpp" +ENDFILE +VALUE "/../../lib/lpp/./lpp_matrix/DriveInputs.vhd,hdl" +STATE="utd" +LIBRARY="lpp" +ENDFILE +VALUE "/../../lib/lpp/./lpp_matrix/GetResult.vhd,hdl" +STATE="utd" +LIBRARY="lpp" +ENDFILE +VALUE "/../../lib/lpp/./lpp_matrix/MAC_v2.vhd,hdl" +STATE="utd" +LIBRARY="lpp" +ENDFILE +VALUE "/../../lib/lpp/./lpp_matrix/Matrix.vhd,hdl" +STATE="utd" +LIBRARY="lpp" +ENDFILE +VALUE "/../../lib/lpp/./lpp_matrix/SelectInputs.vhd,hdl" +STATE="utd" +LIBRARY="lpp" +ENDFILE +VALUE "/../../lib/lpp/./lpp_matrix/SpectralMatrix.vhd,hdl" +STATE="utd" +LIBRARY="lpp" +ENDFILE +VALUE "/../../lib/lpp/./lpp_matrix/Starter.vhd,hdl" +STATE="utd" +LIBRARY="lpp" +ENDFILE +VALUE "/../../lib/lpp/./lpp_matrix/TwoComplementer.vhd,hdl" +STATE="utd" +LIBRARY="lpp" +ENDFILE +VALUE "/../../lib/lpp/./lpp_matrix/lpp_matrix.vhd,hdl" +STATE="utd" +LIBRARY="lpp" +ENDFILE VALUE "/../../lib/lpp/./lpp_memory/APB_FIFO.vhd,hdl" STATE="utd" LIBRARY="lpp" @@ -1237,15 +1390,11 @@ VALUE "/../../lib/lpp/./lpp_mem STATE="utd" LIBRARY="lpp" ENDFILE -VALUE "/../../lib/lpp/./lpp_memory/Top_FIFO.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_memory/SSRAM_plugin.vhd,hdl" STATE="utd" LIBRARY="lpp" ENDFILE -VALUE "/../../lib/lpp/./lpp_memory/Top_FifoRead.vhd,hdl" -STATE="utd" -LIBRARY="lpp" -ENDFILE -VALUE "/../../lib/lpp/./lpp_memory/Top_FifoWrite.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_memory/Top_FIFO.vhd,hdl" STATE="utd" LIBRARY="lpp" ENDFILE @@ -1273,6 +1422,14 @@ VALUE "/../../lib/lpp/./lpp_uar STATE="utd" LIBRARY="lpp" ENDFILE +VALUE "/../../lib/lpp/./lpp_usb/RWbuf.vhd,hdl" +STATE="utd" +LIBRARY="lpp" +ENDFILE +VALUE "/../../lib/lpp/./lpp_usb/lpp_usb.vhd,hdl" +STATE="utd" +LIBRARY="lpp" +ENDFILE VALUE "/../../lib/cypress/ssram/components.vhd,hdl" STATE="utd" LIBRARY="cypress" @@ -1332,6 +1489,7 @@ VALUE "/../../lib/grlib/sparc/s VALUE "/../../lib/grlib/sparc/cpu_disas.vhd,hdl" VALUE "/../../lib/grlib/amba/dma2ahb_tp.vhd,hdl" VALUE "/../../lib/grlib/amba/amba_tp.vhd,hdl" +VALUE "/../../lib/tech/dw02/comp/DW02_components.vhd,hdl" VALUE "/../../lib/synplify/sim/synplify.vhd,hdl" VALUE "/../../lib/synplify/sim/synattr.vhd,hdl" VALUE "/../../lib/gaisler/ambatest/ahbtbp.vhd,hdl" @@ -1395,9 +1553,24 @@ VALUE "/../../lib/grlib/amba/dm VALUE "/../../lib/techmap/gencomp/gencomp.vhd,hdl" VALUE "/../../lib/techmap/gencomp/netcomp.vhd,hdl" VALUE "/../../lib/techmap/inferred/memory_inferred.vhd,hdl" +VALUE "/../../lib/techmap/inferred/tap_inferred.vhd,hdl" VALUE "/../../lib/techmap/inferred/ddr_inferred.vhd,hdl" VALUE "/../../lib/techmap/inferred/mul_inferred.vhd,hdl" VALUE "/../../lib/techmap/inferred/ddr_phy_inferred.vhd,hdl" +VALUE "/../../lib/techmap/dw02/mul_dw_gen.vhd,hdl" +VALUE "/../../lib/techmap/proasic3/a3pacomp.vhd,hdl" +VALUE "/../../lib/techmap/proasic3/memory_apa3.vhd,hdl" +VALUE "/../../lib/techmap/proasic3/buffer_apa3.vhd,hdl" +VALUE "/../../lib/techmap/proasic3/pads_apa3.vhd,hdl" +VALUE "/../../lib/techmap/proasic3/clkgen_proasic3.vhd,hdl" +VALUE "/../../lib/techmap/proasic3/ddr_proasic3.vhd,hdl" +VALUE "/../../lib/techmap/proasic3/tap_proasic3.vhd,hdl" +VALUE "/../../lib/techmap/proasic3/grspwc_proasic3.vhd,hdl" +VALUE "/../../lib/techmap/proasic3/leon3ft_proasic3.vhd,hdl" +VALUE "/../../lib/techmap/proasic3/leon3ft_proasic3_8_4_v8.vhd,hdl" +VALUE "/../../lib/techmap/proasic3/grspwc2_proasic3.vhd,hdl" +VALUE "/../../lib/techmap/proasic3/grspwc2_proasic3_16_16_rmap0.vhd,hdl" +VALUE "/../../lib/techmap/proasic3/grspwc2_proasic3_16_16_rmap1.vhd,hdl" VALUE "/../../lib/techmap/maps/allclkgen.vhd,hdl" VALUE "/../../lib/techmap/maps/allddr.vhd,hdl" VALUE "/../../lib/techmap/maps/allmem.vhd,hdl" @@ -1595,6 +1768,7 @@ VALUE "/../../lib/lpp/./dsp/iir VALUE "/../../lib/lpp/./dsp/iir_filter/Top_Filtre_IIR.vhd,hdl" VALUE "/../../lib/lpp/./dsp/iir_filter/iir_filter.vhd,hdl" VALUE "/../../lib/lpp/./dsp/lpp_fft/APB_FFT.vhd,hdl" +VALUE "/../../lib/lpp/./dsp/lpp_fft/Flag_Extremum.vhd,hdl" VALUE "/../../lib/lpp/./dsp/lpp_fft/lpp_fft.vhd,hdl" VALUE "/../../lib/lpp/./general_purpose/ADDRcntr.vhd,hdl" VALUE "/../../lib/lpp/./general_purpose/ALU.vhd,hdl" @@ -1619,6 +1793,14 @@ VALUE "/../../lib/lpp/./lpp_amb VALUE "/../../lib/lpp/./lpp_amba/APB_SIMPLE_DIODE.vhd,hdl" VALUE "/../../lib/lpp/./lpp_amba/apb_devices_list.vhd,hdl" VALUE "/../../lib/lpp/./lpp_amba/lpp_amba.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_AMR/APB_AMR.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_AMR/Clock_multi.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_AMR/Dephaseur.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_AMR/Gene_Rz.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_AMR/bclk_reg.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_AMR/lpp_AMR.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_balise/APB_Balise.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_balise/lpp_balise.vhd,hdl" VALUE "/../../lib/lpp/./lpp_cna/APB_CNA.vhd,hdl" VALUE "/../../lib/lpp/./lpp_cna/CNA_TabloC.vhd,hdl" VALUE "/../../lib/lpp/./lpp_cna/Convertisseur_config.vhd,hdl" @@ -1626,6 +1808,18 @@ VALUE "/../../lib/lpp/./lpp_cna VALUE "/../../lib/lpp/./lpp_cna/Serialize.vhd,hdl" VALUE "/../../lib/lpp/./lpp_cna/Systeme_Clock.vhd,hdl" VALUE "/../../lib/lpp/./lpp_cna/lpp_cna.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_matrix/ALU_Driver.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_matrix/ALU_v2.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_matrix/APB_Matrix.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_matrix/DriveInputs.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_matrix/GetResult.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_matrix/MAC_v2.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_matrix/Matrix.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_matrix/SelectInputs.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_matrix/SpectralMatrix.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_matrix/Starter.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_matrix/TwoComplementer.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_matrix/lpp_matrix.vhd,hdl" VALUE "/../../lib/lpp/./lpp_memory/APB_FIFO.vhd,hdl" VALUE "/../../lib/lpp/./lpp_memory/APB_FifoRead.vhd,hdl" VALUE "/../../lib/lpp/./lpp_memory/APB_FifoWrite.vhd,hdl" @@ -1633,15 +1827,16 @@ VALUE "/../../lib/lpp/./lpp_mem VALUE "/../../lib/lpp/./lpp_memory/Fifo_Read.vhd,hdl" VALUE "/../../lib/lpp/./lpp_memory/Fifo_Write.vhd,hdl" VALUE "/../../lib/lpp/./lpp_memory/Link_Reg.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_memory/SSRAM_plugin.vhd,hdl" VALUE "/../../lib/lpp/./lpp_memory/Top_FIFO.vhd,hdl" -VALUE "/../../lib/lpp/./lpp_memory/Top_FifoRead.vhd,hdl" -VALUE "/../../lib/lpp/./lpp_memory/Top_FifoWrite.vhd,hdl" VALUE "/../../lib/lpp/./lpp_memory/lpp_memory.vhd,hdl" VALUE "/../../lib/lpp/./lpp_uart/APB_UART.vhd,hdl" VALUE "/../../lib/lpp/./lpp_uart/BaudGen.vhd,hdl" VALUE "/../../lib/lpp/./lpp_uart/Shift_REG.vhd,hdl" VALUE "/../../lib/lpp/./lpp_uart/UART.vhd,hdl" VALUE "/../../lib/lpp/./lpp_uart/lpp_uart.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_usb/RWbuf.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_usb/lpp_usb.vhd,hdl" VALUE "/config.vhd,hdl" VALUE "/ahbrom.vhd,hdl" VALUE "/leon3mp.vhd,hdl" @@ -1670,14 +1865,30 @@ VALUE "/../../lib/grlib/amba/dm VALUE "/../../lib/grlib/amba/dma2ahb.vhd,hdl" VALUE "/../../lib/grlib/amba/dma2ahb_tp.vhd,hdl" VALUE "/../../lib/grlib/amba/amba_tp.vhd,hdl" +VALUE "/../../lib/tech/dw02/comp/DW02_components.vhd,hdl" VALUE "/../../lib/synplify/sim/synplify.vhd,hdl" VALUE "/../../lib/synplify/sim/synattr.vhd,hdl" VALUE "/../../lib/techmap/gencomp/gencomp.vhd,hdl" VALUE "/../../lib/techmap/gencomp/netcomp.vhd,hdl" VALUE "/../../lib/techmap/inferred/memory_inferred.vhd,hdl" +VALUE "/../../lib/techmap/inferred/tap_inferred.vhd,hdl" VALUE "/../../lib/techmap/inferred/ddr_inferred.vhd,hdl" VALUE "/../../lib/techmap/inferred/mul_inferred.vhd,hdl" VALUE "/../../lib/techmap/inferred/ddr_phy_inferred.vhd,hdl" +VALUE "/../../lib/techmap/dw02/mul_dw_gen.vhd,hdl" +VALUE "/../../lib/techmap/proasic3/a3pacomp.vhd,hdl" +VALUE "/../../lib/techmap/proasic3/memory_apa3.vhd,hdl" +VALUE "/../../lib/techmap/proasic3/buffer_apa3.vhd,hdl" +VALUE "/../../lib/techmap/proasic3/pads_apa3.vhd,hdl" +VALUE "/../../lib/techmap/proasic3/clkgen_proasic3.vhd,hdl" +VALUE "/../../lib/techmap/proasic3/ddr_proasic3.vhd,hdl" +VALUE "/../../lib/techmap/proasic3/tap_proasic3.vhd,hdl" +VALUE "/../../lib/techmap/proasic3/grspwc_proasic3.vhd,hdl" +VALUE "/../../lib/techmap/proasic3/leon3ft_proasic3.vhd,hdl" +VALUE "/../../lib/techmap/proasic3/leon3ft_proasic3_8_4_v8.vhd,hdl" +VALUE "/../../lib/techmap/proasic3/grspwc2_proasic3.vhd,hdl" +VALUE "/../../lib/techmap/proasic3/grspwc2_proasic3_16_16_rmap0.vhd,hdl" +VALUE "/../../lib/techmap/proasic3/grspwc2_proasic3_16_16_rmap1.vhd,hdl" VALUE "/../../lib/techmap/maps/allclkgen.vhd,hdl" VALUE "/../../lib/techmap/maps/allddr.vhd,hdl" VALUE "/../../lib/techmap/maps/allmem.vhd,hdl" @@ -1900,6 +2111,7 @@ VALUE "/../../lib/lpp/./dsp/iir VALUE "/../../lib/lpp/./dsp/iir_filter/Top_Filtre_IIR.vhd,hdl" VALUE "/../../lib/lpp/./dsp/iir_filter/iir_filter.vhd,hdl" VALUE "/../../lib/lpp/./dsp/lpp_fft/APB_FFT.vhd,hdl" +VALUE "/../../lib/lpp/./dsp/lpp_fft/Flag_Extremum.vhd,hdl" VALUE "/../../lib/lpp/./dsp/lpp_fft/lpp_fft.vhd,hdl" VALUE "/../../lib/lpp/./general_purpose/ADDRcntr.vhd,hdl" VALUE "/../../lib/lpp/./general_purpose/ALU.vhd,hdl" @@ -1924,6 +2136,14 @@ VALUE "/../../lib/lpp/./lpp_amb VALUE "/../../lib/lpp/./lpp_amba/APB_SIMPLE_DIODE.vhd,hdl" VALUE "/../../lib/lpp/./lpp_amba/apb_devices_list.vhd,hdl" VALUE "/../../lib/lpp/./lpp_amba/lpp_amba.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_AMR/APB_AMR.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_AMR/Clock_multi.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_AMR/Dephaseur.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_AMR/Gene_Rz.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_AMR/bclk_reg.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_AMR/lpp_AMR.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_balise/APB_Balise.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_balise/lpp_balise.vhd,hdl" VALUE "/../../lib/lpp/./lpp_cna/APB_CNA.vhd,hdl" VALUE "/../../lib/lpp/./lpp_cna/CNA_TabloC.vhd,hdl" VALUE "/../../lib/lpp/./lpp_cna/Convertisseur_config.vhd,hdl" @@ -1931,6 +2151,18 @@ VALUE "/../../lib/lpp/./lpp_cna VALUE "/../../lib/lpp/./lpp_cna/Serialize.vhd,hdl" VALUE "/../../lib/lpp/./lpp_cna/Systeme_Clock.vhd,hdl" VALUE "/../../lib/lpp/./lpp_cna/lpp_cna.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_matrix/ALU_Driver.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_matrix/ALU_v2.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_matrix/APB_Matrix.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_matrix/DriveInputs.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_matrix/GetResult.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_matrix/MAC_v2.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_matrix/Matrix.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_matrix/SelectInputs.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_matrix/SpectralMatrix.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_matrix/Starter.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_matrix/TwoComplementer.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_matrix/lpp_matrix.vhd,hdl" VALUE "/../../lib/lpp/./lpp_memory/APB_FIFO.vhd,hdl" VALUE "/../../lib/lpp/./lpp_memory/APB_FifoRead.vhd,hdl" VALUE "/../../lib/lpp/./lpp_memory/APB_FifoWrite.vhd,hdl" @@ -1938,15 +2170,16 @@ VALUE "/../../lib/lpp/./lpp_mem VALUE "/../../lib/lpp/./lpp_memory/Fifo_Read.vhd,hdl" VALUE "/../../lib/lpp/./lpp_memory/Fifo_Write.vhd,hdl" VALUE "/../../lib/lpp/./lpp_memory/Link_Reg.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_memory/SSRAM_plugin.vhd,hdl" VALUE "/../../lib/lpp/./lpp_memory/Top_FIFO.vhd,hdl" -VALUE "/../../lib/lpp/./lpp_memory/Top_FifoRead.vhd,hdl" -VALUE "/../../lib/lpp/./lpp_memory/Top_FifoWrite.vhd,hdl" VALUE "/../../lib/lpp/./lpp_memory/lpp_memory.vhd,hdl" VALUE "/../../lib/lpp/./lpp_uart/APB_UART.vhd,hdl" VALUE "/../../lib/lpp/./lpp_uart/BaudGen.vhd,hdl" VALUE "/../../lib/lpp/./lpp_uart/Shift_REG.vhd,hdl" VALUE "/../../lib/lpp/./lpp_uart/UART.vhd,hdl" VALUE "/../../lib/lpp/./lpp_uart/lpp_uart.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_usb/RWbuf.vhd,hdl" +VALUE "/../../lib/lpp/./lpp_usb/lpp_usb.vhd,hdl" VALUE "/../../lib/cypress/ssram/components.vhd,hdl" VALUE "/../../lib/cypress/ssram/package_utility.vhd,hdl" VALUE "/../../lib/cypress/ssram/cy7c1354b.vhd,hdl" diff --git a/lib/lpp/Doxyfile b/lib/lpp/Doxyfile --- a/lib/lpp/Doxyfile +++ b/lib/lpp/Doxyfile @@ -1,4 +1,4 @@ -# Doxyfile 1.7.1 +# Doxyfile 1.7.5.1 # This file describes the settings to be used by the documentation system # doxygen (www.doxygen.org) for a project @@ -22,8 +22,9 @@ DOXYFILE_ENCODING = UTF-8 -# The PROJECT_NAME tag is a single word (or a sequence of words surrounded -# by quotes) that should identify the project. +# The PROJECT_NAME tag is a single word (or sequence of words) that should +# identify the project. Note that if you do not use Doxywizard you need +# to put quotes around the project name if it contains spaces. PROJECT_NAME = lib-lpp @@ -31,7 +32,20 @@ PROJECT_NAME = lib-lpp # This could be handy for archiving the generated documentation or # if some version control system is used. -PROJECT_NUMBER = 0.4 +PROJECT_NUMBER = 1.0 + +# Using the PROJECT_BRIEF tag one can provide an optional one line description +# for a project that appears at the top of each page and should give viewer +# a quick idea about the purpose of the project. Keep the description short. + +PROJECT_BRIEF = + +# With the PROJECT_LOGO tag one can specify an logo or icon that is +# included in the documentation. The maximum height of the logo should not +# exceed 55 pixels and the maximum width should not exceed 200 pixels. +# Doxygen will copy the logo to the output directory. + +PROJECT_LOGO = # The OUTPUT_DIRECTORY tag is used to specify the (relative or absolute) # base path where the generated documentation will be put. @@ -57,7 +71,7 @@ CREATE_SUBDIRS = NO # Croatian, Czech, Danish, Dutch, Esperanto, Farsi, Finnish, French, German, # Greek, Hungarian, Italian, Japanese, Japanese-en (Japanese with English # messages), Korean, Korean-en, Lithuanian, Norwegian, Macedonian, Persian, -# Polish, Portuguese, Romanian, Russian, Serbian, Serbian-Cyrilic, Slovak, +# Polish, Portuguese, Romanian, Russian, Serbian, Serbian-Cyrillic, Slovak, # Slovene, Spanish, Swedish, Ukrainian, and Vietnamese. OUTPUT_LANGUAGE = English @@ -136,7 +150,7 @@ STRIP_FROM_PATH = STRIP_FROM_INC_PATH = # If the SHORT_NAMES tag is set to YES, doxygen will generate much shorter -# (but less readable) file names. This can be useful is your file systems +# (but less readable) file names. This can be useful if your file system # doesn't support long names like on DOS, Mac, or CD-ROM. SHORT_NAMES = NO @@ -233,7 +247,7 @@ EXTENSION_MAPPING = # to include (a tag file for) the STL sources as input, then you should # set this tag to YES in order to let doxygen match functions declarations and # definitions whose arguments contain STL classes (e.g. func(std::string); v.s. -# func(std::string) {}). This also make the inheritance and collaboration +# func(std::string) {}). This also makes the inheritance and collaboration # diagrams that involve STL classes more complete and accurate. BUILTIN_STL_SUPPORT = NO @@ -251,7 +265,7 @@ SIP_SUPPORT = NO # For Microsoft's IDL there are propget and propput attributes to indicate getter # and setter methods for a property. Setting this option to YES (the default) -# will make doxygen to replace the get and set methods by a property in the +# will make doxygen replace the get and set methods by a property in the # documentation. This will only work if the methods are indeed getting or # setting a simple type. If this is not the case, or you want to show the # methods anyway, you should set this option to NO. @@ -273,6 +287,22 @@ DISTRIBUTE_GROUP_DOC = NO SUBGROUPING = YES +# When the INLINE_GROUPED_CLASSES tag is set to YES, classes, structs and +# unions are shown inside the group in which they are included (e.g. using +# @ingroup) instead of on a separate page (for HTML and Man pages) or +# section (for LaTeX and RTF). + +INLINE_GROUPED_CLASSES = NO + +# When the INLINE_SIMPLE_STRUCTS tag is set to YES, structs, classes, and +# unions with only public data fields will be shown inline in the documentation +# of the scope in which they are defined (i.e. file, namespace, or group +# documentation), provided this scope is documented. If set to NO (the default), +# structs, classes, and unions are shown on a separate page (for HTML and Man +# pages) or section (for LaTeX and RTF). + +INLINE_SIMPLE_STRUCTS = NO + # When TYPEDEF_HIDES_STRUCT is enabled, a typedef of a struct, union, or enum # is documented as struct, union, or enum with the name of the typedef. So # typedef struct TypeS {} TypeT, will appear in the documentation as a struct @@ -289,10 +319,10 @@ TYPEDEF_HIDES_STRUCT = NO # For small to medium size projects (<1000 input files) the default value is # probably good enough. For larger projects a too small cache size can cause # doxygen to be busy swapping symbols to and from disk most of the time -# causing a significant performance penality. +# causing a significant performance penalty. # If the system has enough physical memory increasing the cache will improve the # performance by keeping more symbols in memory. Note that the value works on -# a logarithmic scale so increasing the size by one will rougly double the +# a logarithmic scale so increasing the size by one will roughly double the # memory usage. The cache size is given by this formula: # 2^(16+SYMBOL_CACHE_SIZE). The valid range is 0..9, the default is 0, # corresponding to a cache size of 2^16 = 65536 symbols @@ -337,7 +367,7 @@ EXTRACT_LOCAL_METHODS = NO # extracted and appear in the documentation as a namespace called # 'anonymous_namespace{file}', where file will be replaced with the base # name of the file that contains the anonymous namespace. By default -# anonymous namespace are hidden. +# anonymous namespaces are hidden. EXTRACT_ANON_NSPACES = NO @@ -448,6 +478,15 @@ SORT_GROUP_NAMES = NO SORT_BY_SCOPE_NAME = NO +# If the STRICT_PROTO_MATCHING option is enabled and doxygen fails to +# do proper type resolution of all parameters of a function it will reject a +# match between the prototype and the implementation of a member function even +# if there is only one candidate or it is obvious which candidate to choose +# by doing a simple string match. By disabling STRICT_PROTO_MATCHING doxygen +# will still accept a match between prototype and implementation in such cases. + +STRICT_PROTO_MATCHING = NO + # The GENERATE_TODOLIST tag can be used to enable (YES) or # disable (NO) the todo list. This list is created by putting \todo # commands in the documentation. @@ -478,10 +517,10 @@ GENERATE_DEPRECATEDLIST= YES ENABLED_SECTIONS = # The MAX_INITIALIZER_LINES tag determines the maximum number of lines -# the initial value of a variable or define consists of for it to appear in +# the initial value of a variable or macro consists of for it to appear in # the documentation. If the initializer consists of more lines than specified # here it will be hidden. Use a value of 0 to hide initializers completely. -# The appearance of the initializer of individual variables and defines in the +# The appearance of the initializer of individual variables and macros in the # documentation can be controlled using \showinitializer or \hideinitializer # command in the documentation regardless of this setting. @@ -530,6 +569,15 @@ FILE_VERSION_FILTER = LAYOUT_FILE = +# The CITE_BIB_FILES tag can be used to specify one or more bib files +# containing the references data. This must be a list of .bib files. The +# .bib extension is automatically appended if omitted. Using this command +# requires the bibtex tool to be installed. See also +# http://en.wikipedia.org/wiki/BibTeX for more info. For LaTeX the style +# of the bibliography can be controlled using LATEX_BIB_STYLE. + +CITE_BIB_FILES = + #--------------------------------------------------------------------------- # configuration options related to warning and progress messages #--------------------------------------------------------------------------- @@ -558,7 +606,7 @@ WARN_IF_UNDOCUMENTED = YES WARN_IF_DOC_ERROR = YES -# This WARN_NO_PARAMDOC option can be abled to get warnings for +# The WARN_NO_PARAMDOC option can be enabled to get warnings for # functions that are documented, but have no documentation for their parameters # or return value. If set to NO (the default) doxygen will only warn about # wrong or incomplete parameter documentation, but not about the absence of @@ -604,8 +652,9 @@ INPUT_ENCODING = UTF-8 # FILE_PATTERNS tag to specify one or more wildcard pattern (like *.cpp # and *.h) to filter out the source-files in the directories. If left # blank the following patterns are tested: -# *.c *.cc *.cxx *.cpp *.c++ *.java *.ii *.ixx *.ipp *.i++ *.inl *.h *.hh *.hxx -# *.hpp *.h++ *.idl *.odl *.cs *.php *.php3 *.inc *.m *.mm *.py *.f90 +# *.c *.cc *.cxx *.cpp *.c++ *.d *.java *.ii *.ixx *.ipp *.i++ *.inl *.h *.hh +# *.hxx *.hpp *.h++ *.idl *.odl *.cs *.php *.php3 *.inc *.m *.mm *.dox *.py +# *.f90 *.f *.for *.vhd *.vhdl FILE_PATTERNS = *.c \ *.cc \ @@ -647,12 +696,13 @@ RECURSIVE = YES # The EXCLUDE tag can be used to specify files and/or directories that should # excluded from the INPUT source files. This way you can easily exclude a -# subdirectory from a directory tree whose root is specified with the INPUT tag. +# subdirectory from a directory tree whose root is specified with the INPUT tag. +# Note that relative paths are relative to directory from which doxygen is run. EXCLUDE = # The EXCLUDE_SYMLINKS tag can be used select whether or not files or -# directories that are symbolic links (a Unix filesystem feature) are excluded +# directories that are symbolic links (a Unix file system feature) are excluded # from the input. EXCLUDE_SYMLINKS = NO @@ -713,8 +763,8 @@ INPUT_FILTER = # basis. Doxygen will compare the file name with each pattern and apply the # filter if there is a match. The filters are a list of the form: # pattern=filter (like *.cpp=my_cpp_filter). See INPUT_FILTER for further -# info on how filters are used. If FILTER_PATTERNS is empty, INPUT_FILTER -# is applied to all files. +# info on how filters are used. If FILTER_PATTERNS is empty or if +# non of the patterns match the file name, INPUT_FILTER is applied. FILTER_PATTERNS = @@ -724,6 +774,14 @@ FILTER_PATTERNS = FILTER_SOURCE_FILES = NO +# The FILTER_SOURCE_PATTERNS tag can be used to specify source filters per file +# pattern. A pattern will override the setting for FILTER_PATTERN (if any) +# and it is also possible to disable source filtering for a specific pattern +# using *.ext= (so without naming a filter). This option only has effect when +# FILTER_SOURCE_FILES is enabled. + +FILTER_SOURCE_PATTERNS = + #--------------------------------------------------------------------------- # configuration options related to source browsing #--------------------------------------------------------------------------- @@ -733,7 +791,7 @@ FILTER_SOURCE_FILES = NO # Note: To get rid of all source code in the generated output, make sure also # VERBATIM_HEADERS is set to NO. -SOURCE_BROWSER = YES +SOURCE_BROWSER = NO # Setting the INLINE_SOURCES tag to YES will include the body # of functions and classes directly in the documentation. @@ -825,15 +883,22 @@ HTML_FILE_EXTENSION = .html # The HTML_HEADER tag can be used to specify a personal HTML header for # each generated HTML page. If it is left blank doxygen will generate a -# standard header. +# standard header. Note that when using a custom header you are responsible +# for the proper inclusion of any scripts and style sheets that doxygen +# needs, which is dependent on the configuration options used. +# It is adviced to generate a default header using "doxygen -w html +# header.html footer.html stylesheet.css YourConfigFile" and then modify +# that header. Note that the header is subject to change so you typically +# have to redo this when upgrading to a newer version of doxygen or when +# changing the value of configuration settings such as GENERATE_TREEVIEW! -HTML_HEADER = ../../doc/ressources/Header +HTML_HEADER = # The HTML_FOOTER tag can be used to specify a personal HTML footer for # each generated HTML page. If it is left blank doxygen will generate a # standard footer. -HTML_FOOTER = ../../doc/ressources/Footer +HTML_FOOTER = # The HTML_STYLESHEET tag can be used to specify a user-defined cascading # style sheet that is used by each HTML page. It can be used to @@ -842,7 +907,16 @@ HTML_FOOTER = ../../doc/resso # the style sheet file to the HTML output directory, so don't put your own # stylesheet in the HTML output directory as well, or it will be erased! -HTML_STYLESHEET = ../../doc/ressources/doxygen.css +HTML_STYLESHEET = + +# The HTML_EXTRA_FILES tag can be used to specify one or more extra images or +# other source files which should be copied to the HTML output directory. Note +# that these files will be copied to the base HTML output directory. Use the +# $relpath$ marker in the HTML_HEADER and/or HTML_FOOTER files to load these +# files. In the HTML_STYLESHEET file, use the file name only. Also note that +# the files will be copied as-is; there are no commands or markers available. + +HTML_EXTRA_FILES = # The HTML_COLORSTYLE_HUE tag controls the color of the HTML output. # Doxygen will adjust the colors in the stylesheet and background images @@ -1046,8 +1120,10 @@ ECLIPSE_DOC_ID = org.doxygen.Pro DISABLE_INDEX = NO -# This tag can be used to set the number of enum values (range [1..20]) -# that doxygen will group on one line in the generated HTML documentation. +# The ENUM_VALUES_PER_LINE tag can be used to set the number of enum values +# (range [0,1..20]) that doxygen will group on one line in the generated HTML +# documentation. Note that a value of 0 will completely suppress the enum +# values from appearing in the overview section. ENUM_VALUES_PER_LINE = 4 @@ -1093,6 +1169,31 @@ FORMULA_FONTSIZE = 10 FORMULA_TRANSPARENT = YES +# Enable the USE_MATHJAX option to render LaTeX formulas using MathJax +# (see http://www.mathjax.org) which uses client side Javascript for the +# rendering instead of using prerendered bitmaps. Use this if you do not +# have LaTeX installed or if you want to formulas look prettier in the HTML +# output. When enabled you also need to install MathJax separately and +# configure the path to it using the MATHJAX_RELPATH option. + +USE_MATHJAX = NO + +# When MathJax is enabled you need to specify the location relative to the +# HTML output directory using the MATHJAX_RELPATH option. The destination +# directory should contain the MathJax.js script. For instance, if the mathjax +# directory is located at the same level as the HTML output directory, then +# MATHJAX_RELPATH should be ../mathjax. The default value points to the +# mathjax.org site, so you can quickly see the result without installing +# MathJax, but it is strongly recommended to install a local copy of MathJax +# before deployment. + +MATHJAX_RELPATH = http://www.mathjax.org/mathjax + +# The MATHJAX_EXTENSIONS tag can be used to specify one or MathJax extension +# names that should be enabled during MathJax rendering. + +MATHJAX_EXTENSIONS = + # When the SEARCHENGINE tag is enabled doxygen will generate a search box # for the HTML output. The underlying search engine uses javascript # and DHTML and should work on any modern browser. Note that when using @@ -1108,7 +1209,7 @@ SEARCHENGINE = YES # using Javascript. Doxygen will generate the search PHP script and index # file to put on the web server. The advantage of the server # based approach is that it scales better to large projects and allows -# full text search. The disadvances is that it is more difficult to setup +# full text search. The disadvantages are that it is more difficult to setup # and does not have live searching capabilities. SERVER_BASED_SEARCH = NO @@ -1146,13 +1247,13 @@ MAKEINDEX_CMD_NAME = makeindex # LaTeX documents. This may be useful for small projects and may help to # save some trees in general. -COMPACT_LATEX = YES +COMPACT_LATEX = NO # The PAPER_TYPE tag can be used to set the paper type that is used -# by the printer. Possible values are: a4, a4wide, letter, legal and +# by the printer. Possible values are: a4, letter, legal and # executive. If left blank a4wide will be used. -PAPER_TYPE = letter +PAPER_TYPE = a4wide # The EXTRA_PACKAGES tag can be to specify one or more names of LaTeX # packages that should be included in the LaTeX output. @@ -1166,6 +1267,13 @@ EXTRA_PACKAGES = LATEX_HEADER = +# The LATEX_FOOTER tag can be used to specify a personal LaTeX footer for +# the generated latex document. The footer should contain everything after +# the last chapter. If it is left blank doxygen will generate a +# standard footer. Notice: only use this tag if you know what you are doing! + +LATEX_FOOTER = + # If the PDF_HYPERLINKS tag is set to YES, the LaTeX that is generated # is prepared for conversion to pdf (using ps2pdf). The pdf file will # contain links (just like the HTML output) instead of page references @@ -1199,6 +1307,12 @@ LATEX_HIDE_INDICES = NO LATEX_SOURCE_CODE = NO +# The LATEX_BIB_STYLE tag can be used to specify the style to use for the +# bibliography, e.g. plainnat, or ieeetr. The default style is "plain". See +# http://en.wikipedia.org/wiki/BibTeX for more info. + +LATEX_BIB_STYLE = plain + #--------------------------------------------------------------------------- # configuration options related to the RTF output #--------------------------------------------------------------------------- @@ -1373,7 +1487,7 @@ MACRO_EXPANSION = NO EXPAND_ONLY_PREDEF = NO # If the SEARCH_INCLUDES tag is set to YES (the default) the includes files -# in the INCLUDE_PATH (see below) will be search if a #include is found. +# pointed to by INCLUDE_PATH will be searched when a #include is found. SEARCH_INCLUDES = YES @@ -1403,15 +1517,15 @@ PREDEFINED = # If the MACRO_EXPANSION and EXPAND_ONLY_PREDEF tags are set to YES then # this tag can be used to specify a list of macro names that should be expanded. # The macro definition that is found in the sources will be used. -# Use the PREDEFINED tag if you want to use a different macro definition. +# Use the PREDEFINED tag if you want to use a different macro definition that +# overrules the definition found in the source code. EXPAND_AS_DEFINED = # If the SKIP_FUNCTION_MACROS tag is set to YES (the default) then -# doxygen's preprocessor will remove all function-like macros that are alone -# on a line, have an all uppercase name, and do not end with a semicolon. Such -# function macros are typically used for boiler-plate code, and will confuse -# the parser if not removed. +# doxygen's preprocessor will remove all references to function-like macros +# that are alone on a line, have an all uppercase name, and do not end with a +# semicolon, because these will confuse the parser if not removed. SKIP_FUNCTION_MACROS = YES @@ -1465,11 +1579,10 @@ PERL_PATH = /usr/bin/perl # If the CLASS_DIAGRAMS tag is set to YES (the default) Doxygen will # generate a inheritance diagram (in HTML, RTF and LaTeX) for classes with base # or super classes. Setting the tag to NO turns the diagrams off. Note that -# this option is superseded by the HAVE_DOT option below. This is only a -# fallback. It is recommended to install and use dot, since it yields more -# powerful graphs. +# this option also works with HAVE_DOT disabled, but it is recommended to +# install and use dot, since it yields more powerful graphs. -CLASS_DIAGRAMS = NO +CLASS_DIAGRAMS = YES # You can define message sequence charts within doxygen comments using the \msc # command. Doxygen will then run the mscgen tool (see @@ -1501,14 +1614,12 @@ HAVE_DOT = YES DOT_NUM_THREADS = 0 -# By default doxygen will write a font called FreeSans.ttf to the output -# directory and reference it in all dot files that doxygen generates. This -# font does not include all possible unicode characters however, so when you need -# these (or just want a differently looking font) you can specify the font name -# using DOT_FONTNAME. You need need to make sure dot is able to find the font, -# which can be done by putting it in a standard location or by setting the -# DOTFONTPATH environment variable or by setting DOT_FONTPATH to the directory -# containing the font. +# By default doxygen will use the Helvetica font for all dot files that +# doxygen generates. When you want a differently looking font you can specify +# the font name using DOT_FONTNAME. You need to make sure dot is able to find +# the font, which can be done by putting it in a standard location or by setting +# the DOTFONTPATH environment variable or by setting DOT_FONTPATH to the +# directory containing the font. DOT_FONTNAME = FreeSans.ttf @@ -1517,10 +1628,9 @@ DOT_FONTNAME = FreeSans.ttf DOT_FONTSIZE = 10 -# By default doxygen will tell dot to use the output directory to look for the -# FreeSans.ttf font (which doxygen will put there itself). If you specify a -# different font using DOT_FONTNAME you can set the path where dot -# can find it using this tag. +# By default doxygen will tell dot to use the Helvetica font. +# If you specify a different font using DOT_FONTNAME you can use DOT_FONTPATH to +# set the path where dot can find it. DOT_FONTPATH = @@ -1547,7 +1657,7 @@ GROUP_GRAPHS = YES # collaboration diagrams in a style similar to the OMG's Unified Modeling # Language. -UML_LOOK = YES +UML_LOOK = NO # If set to YES, the inheritance and collaboration graphs will show the # relations between templates and their instances. @@ -1585,7 +1695,7 @@ CALL_GRAPH = NO CALLER_GRAPH = NO # If the GRAPHICAL_HIERARCHY and HAVE_DOT tags are set to YES then doxygen -# will graphical hierarchy of all classes instead of a textual one. +# will generate a graphical hierarchy of all classes instead of a textual one. GRAPHICAL_HIERARCHY = YES @@ -1597,11 +1707,22 @@ GRAPHICAL_HIERARCHY = YES DIRECTORY_GRAPH = YES # The DOT_IMAGE_FORMAT tag can be used to set the image format of the images -# generated by dot. Possible values are png, jpg, or gif -# If left blank png will be used. +# generated by dot. Possible values are svg, png, jpg, or gif. +# If left blank png will be used. If you choose svg you need to set +# HTML_FILE_EXTENSION to xhtml in order to make the SVG files +# visible in IE 9+ (other browsers do not have this requirement). DOT_IMAGE_FORMAT = png +# If DOT_IMAGE_FORMAT is set to svg, then this option can be set to YES to +# enable generation of interactive SVG images that allow zooming and panning. +# Note that this requires a modern browser other than Internet Explorer. +# Tested and working are Firefox, Chrome, Safari, and Opera. For IE 9+ you +# need to set HTML_FILE_EXTENSION to xhtml in order to make the SVG files +# visible. Older versions of IE do not have SVG support. + +INTERACTIVE_SVG = NO + # The tag DOT_PATH can be used to specify the path where the dot tool can be # found. If left blank, it is assumed the dot tool can be found in the path. @@ -1613,6 +1734,12 @@ DOT_PATH = DOTFILE_DIRS = +# The MSCFILE_DIRS tag can be used to specify one or more directories that +# contain msc files that are included in the documentation (see the +# \mscfile command). + +MSCFILE_DIRS = + # The DOT_GRAPH_MAX_NODES tag can be used to set the maximum number of # nodes that will be shown in the graph. If the number of nodes in a graph # becomes larger than this value, doxygen will truncate the graph, which is diff --git a/lib/lpp/lpp_memory/lpp_memory.vhd b/lib/lpp/lpp_memory/lpp_memory.vhd --- a/lib/lpp/lpp_memory/lpp_memory.vhd +++ b/lib/lpp/lpp_memory/lpp_memory.vhd @@ -26,6 +26,9 @@ use grlib.amba.all; use std.textio.all; library lpp; use lpp.lpp_amba.all; +library gaisler; +use gaisler.misc.all; +use gaisler.memctrl.all; --! Package contenant tous les programmes qui forment le composant int�gr� dans le l�on