##// END OF EJS Templates
CIC LFR : ok ?
CIC LFR : ok ?

File last commit:

r445:cd810ee8afe4 JC
r457:d1e1cd4e7081 JC
Show More
dirs.txt
30 lines | 493 B | text/plain | TextLexer
martin
Commit avant changement de disk
r146 ./amba_lcd_16x2_ctrlr
pellion
DATA_ACQUISTION v0.0.1...
r117 ./general_purpose
./general_purpose/lpp_AMR
./general_purpose/lpp_balise
./general_purpose/lpp_delay
pellion
Synthesis File Updated
r229 ./lpp_amba
pellion
temp_CIC
r445 ./dsp/chirp
./dsp/cic
pellion
Synthesis File Updated
r229 ./dsp/iir_filter
./dsp/lpp_downsampling
pellion
temp
r407 ./dsp/lpp_fft_rtax
./lpp_memory
pellion
Synthesis File Updated
r229 ./dsp/lpp_fft
paul
all vhdlsyn.txt updated for the the lpp_dm_sheldon_a3pe3000 design
r171 ./lfr_time_management
martin
Commit avant changement de disk
r146 ./lpp_ad_Conv
pellion
DATA_ACQUISTION v0.0.1...
r117 ./lpp_bootloader
martin
Commit avant changement de disk
r146 ./lpp_cna
pellion
Dispatch into library the MS files
r363 ./lpp_spectral_matrix
martin
Commit avant changement de disk
r146 ./lpp_demux
martin
SVG Fichiers Simu
r189 ./lpp_Header
martin
Commit avant changement de disk
r146 ./lpp_matrix
pellion
DATA_ACQUISTION v0.0.1...
r117 ./lpp_uart
martin
Commit avant changement de disk
r146 ./lpp_usb
paul
all vhdlsyn.txt updated for the the lpp_dm_sheldon_a3pe3000 design
r171 ./lpp_waveform
pellion
temp
r407 ./lpp_dma
pellion
Synthesis File Updated
r229 ./lpp_top_lfr
./lpp_Header
pellion
MINI LFR blank project
r266 ./lpp_leon3_soc
pellion
DEBUG LPP_DMA
r268 ./lpp_debug_lfr
pellion
Correction LPP_DMA - simulation ok avec une RAM externe (CY7C1061DV33)
r286 ./lpp_sim/CY7C1061DV33