##// END OF EJS Templates
HG_REPOSITORIES » LPP » INSTRUMENTATION » VHD_Lib
RSS

Clone from https://hephaistos.lpp.polytechnique.fr/rhodecode/HG_REPOSITORIES/LPP/INSTRUMENTATION/USERS/PELLION/VHD_Lib

Fusion
Fusion
Alexis Jeandet - - Load All Authors

File last commit:

r219:df1aff8cd31b alexis
r636:a3dd504c9783 merge simu_with_Leon3
Show More
default.sdc
61 lines | 939 B | application/vnd.stardivision.calc | TextLexer
/ boards / GSE_ICI / default.sdc
History | Source | Raw |Copy content |Copy permalink
Alexis Jeandet
Added simple FX2LP driver to write in endpoint 6 in 8 bit mode.
 r217 # Synplicity, Inc. constraint file
# /home/jiri/ibm/vhdl/grlib/boards/actel-coremp7-1000/default.sdc
# Written on Wed Aug 1 19:29:24 2007
# by Synplify Pro, Synplify Pro 8.8.0.4 Scope Editor
#
# Collections
#
#
# Clocks
#
Alexis Jeandet
ICI4 EGSE now working, need some more cleaning.
 r219 define_clock {clk} -name {clk} -freq 48 -clockgroup default_clkgroup -route 5
define_clock {SCLKint} -name {SCLKint} -freq 3.3 -clockgroup default_clkgroup -route 5
Alexis Jeandet
Added simple FX2LP driver to write in endpoint 6 in 8 bit mode.
 r217
#
# Clock to Clock
#
#
# Inputs/Outputs
#
define_output_delay -disable -default 5.00 -improve 0.00 -route 0.00 -ref {clk:r}
define_input_delay -disable -default 5.00 -improve 0.00 -route 0.00 -ref {clk:r}
#
# Registers
#
#
# Multicycle Path
#
#
# False Path
#
#
# Path Delay
#
#
# Attributes
#
define_global_attribute syn_useioff {1}
define_global_attribute -disable syn_netlist_hierarchy {0}
define_attribute {etx_clk} syn_noclockbuf {1}
#
# I/O standards
#
#
# Compile Points
#
#
# Other Constraints
#