##// END OF EJS Templates
MINI-LFR board added
MINI-LFR board added

File last commit:

r181:2a5b3fda6e52 alexis
r245:0fbfdf431a95 alexis
Show More
modelsim.ini.sav
12 lines | 266 B | text/plain | TextLexer
martin
Mise a jour Projets blanc
r100 [Library]
others = $MODEL_TECH/../modelsim.ini
Alexis Jeandet
Sync
r181 proasic3l = C:/Actel/Libero_v9.1/Designer/lib/modelsim/precompiled/vhdl/proasic3l
martin
Mise a jour Projets blanc
r100
Alexis Jeandet
Sync
r181 syncad_vhdl_lib = C:\Actel\Libero_v9.1\Designer/lib/actel/syncad_vhdl_lib
martin
Mise a jour Projets blanc
r100
[vcom]
VHDL93 = 1
[vsim]
IterationLimit = 5000