HG_REPOSITORIES/LPP/INSTRUMENTATION/VHD_Lib Files · designs/MINI-LFR_WFP_MS/Makefile

Simu MINI-LFR_WFP_MS ...

pellion - - Load All Authors

File last commit:

r458:a83061e50dc2 JC


                r459:04433c638db7

Download file

             Makefile
        
                    52 lines
            
             | 1.5 KiB
            
                | text/x-makefile
            
             |
                MakefileLexer
            
             / designs / MINI-LFR_WFP_MS / Makefile
          
                    History
                
                 |
                  Source
                 | Raw
                 |Copy content
                 |Copy permalink

        pellion
    
TOP_LFR with MS and WFP

              r305
            
      VHDLIB=../..

      SCRIPTSDIR=$(VHDLIB)/scripts/

      GRLIB := $(shell sh $(VHDLIB)/scripts/lpp_relpath.sh)

      TOP=MINI_LFR_top

      BOARD=MINI-LFR

      include $(VHDLIB)/boards/$(BOARD)/Makefile.inc

      DEVICE=$(PART)-$(PACKAGE)$(SPEED)

      UCF=$(VHDLIB)/boards/$(BOARD)/$(TOP).ucf

      QSF=$(VHDLIB)/boards/$(BOARD)/$(TOP).qsf

      EFFORT=high

      XSTOPT=

      SYNPOPT="set_option -pipe 0; set_option -retiming 0; set_option -write_apr_constraint 0"

        pellion
    
Simu MINI-LFR_WFP_MS ...

              r458
            
      VHDLSYNFILES= MINI_LFR_top.vhd 

      VHDLSIMFILES= testbench.vhd

      SIMTOP=testbench

        pellion
    
TOP_LFR with MS and WFP

              r305
            
      PDC=$(VHDLIB)/boards/$(BOARD)/default.pdc

        pellion
    
Add SDC constraint files for MINI-LFR board....

              r419
            
      ##SDC=$(VHDLIB)/boards/$(BOARD)/default.sdc

      SDCFILE=$(VHDLIB)/boards/$(BOARD)/MINI_LFR_synthesis.sdc

      SDC=$(VHDLIB)/boards/$(BOARD)/MINI_LFR_place_and_route.sdc

        pellion
    
TOP_LFR with MS and WFP

              r305
            
      BITGEN=$(VHDLIB)/boards/$(BOARD)/default.ut

      CLEAN=soft-clean

      TECHLIBS = proasic3e

      LIBSKIP = core1553bbc core1553brm core1553brt gr1553 corePCIF \

      	tmtc openchip hynix ihp gleichmann micron usbhc 

      DIRSKIP = b1553 pcif leon2 leon2ft crypto satcan ddr usb ata i2c \

      	pci grusbhc haps slink ascs pwm coremp7 spi ac97 \

      	./amba_lcd_16x2_ctrlr \

      	./general_purpose/lpp_AMR \

      	./general_purpose/lpp_balise \

      	./general_purpose/lpp_delay \

      	./lpp_bootloader \

      	./lpp_cna \

      	./lpp_uart \

      	./lpp_usb \

        pellion
    
Save

              r399
            
      	./dsp/lpp_fft_rtax \

        pellion
    
TOP_LFR with MS and WFP

              r305
            
      	./lpp_sim/CY7C1061DV33 \

      FILESKIP =i2cmst.vhd \

      	APB_MULTI_DIODE.vhd \

      	APB_SIMPLE_DIODE.vhd \

      	Top_MatrixSpec.vhd \

        pellion
    
Simu MINI-LFR_WFP_MS ...

              r458
            
      	APB_FFT.vhd \

      	CoreFFT_simu.vhd

        pellion
    
TOP_LFR with MS and WFP

              r305
            
      include $(GRLIB)/bin/Makefile

      include $(GRLIB)/software/leon3/Makefile

      ##################  project specific targets ##########################

	Site-wide shortcuts
/	Use quick search box
g h	Goto home page
g g	Goto my private gists page
g G	Goto my public gists page
g 0-9	Goto bookmarked items from 0-9
n r	New repository page
n g	New gist page

	Repositories
g s	Goto summary page
g c	Goto changelog page
g f	Goto files page
g F	Goto files page with file search activated
g p	Goto pull requests page
g o	Goto repository settings
g O	Goto repository access permissions settings
t s	Toggle sidebar on some pages

pellion TOP_LFR with MS and WFP	r305	VHDLIB=../..
		SCRIPTSDIR=$(VHDLIB)/scripts/
		GRLIB := $(shell sh $(VHDLIB)/scripts/lpp_relpath.sh)
		TOP=MINI_LFR_top
		BOARD=MINI-LFR
		include $(VHDLIB)/boards/$(BOARD)/Makefile.inc
		DEVICE=$(PART)-$(PACKAGE)$(SPEED)
		UCF=$(VHDLIB)/boards/$(BOARD)/$(TOP).ucf
		QSF=$(VHDLIB)/boards/$(BOARD)/$(TOP).qsf
		EFFORT=high
		XSTOPT=
		SYNPOPT="set_option -pipe 0; set_option -retiming 0; set_option -write_apr_constraint 0"
pellion Simu MINI-LFR_WFP_MS ...	r458	VHDLSYNFILES= MINI_LFR_top.vhd
		VHDLSIMFILES= testbench.vhd
		SIMTOP=testbench
pellion TOP_LFR with MS and WFP	r305	PDC=$(VHDLIB)/boards/$(BOARD)/default.pdc
pellion Add SDC constraint files for MINI-LFR board....	r419	##SDC=$(VHDLIB)/boards/$(BOARD)/default.sdc
		SDCFILE=$(VHDLIB)/boards/$(BOARD)/MINI_LFR_synthesis.sdc
		SDC=$(VHDLIB)/boards/$(BOARD)/MINI_LFR_place_and_route.sdc
pellion TOP_LFR with MS and WFP	r305	BITGEN=$(VHDLIB)/boards/$(BOARD)/default.ut
		CLEAN=soft-clean

		TECHLIBS = proasic3e

		LIBSKIP = core1553bbc core1553brm core1553brt gr1553 corePCIF \
		tmtc openchip hynix ihp gleichmann micron usbhc

		DIRSKIP = b1553 pcif leon2 leon2ft crypto satcan ddr usb ata i2c \
		pci grusbhc haps slink ascs pwm coremp7 spi ac97 \
		./amba_lcd_16x2_ctrlr \
		./general_purpose/lpp_AMR \
		./general_purpose/lpp_balise \
		./general_purpose/lpp_delay \
		./lpp_bootloader \
		./lpp_cna \
		./lpp_uart \
		./lpp_usb \
pellion Save	r399	./dsp/lpp_fft_rtax \
pellion TOP_LFR with MS and WFP	r305	./lpp_sim/CY7C1061DV33 \

		FILESKIP =i2cmst.vhd \
		APB_MULTI_DIODE.vhd \
		APB_SIMPLE_DIODE.vhd \
		Top_MatrixSpec.vhd \
pellion Simu MINI-LFR_WFP_MS ...	r458	APB_FFT.vhd \
		CoreFFT_simu.vhd
pellion TOP_LFR with MS and WFP	r305
		include $(GRLIB)/bin/Makefile
		include $(GRLIB)/software/leon3/Makefile

		################## project specific targets ##########################