##// END OF EJS Templates
Work in progress.
Work in progress.

File last commit:

r1:648bfc2c61c7 default
r2:f40b36fd7205 tip default
Show More
vhdl_tools.pro
26 lines | 835 B | text/idl | PrologLexer
#================================================================================================
#
# _| _| _| _| _|_|_|_|_| _|
# _| _| _|_|_| _|_|_| _|_|_| _| _|_| _|_| _| _|_|_
# _|_| _| _| _| _| _| _| _| _| _| _| _| _| _|_|
# _| _| _| _| _| _| _| _| _| _| _| _| _| _| _|_
# _| _| _| _|_|_| _|_|_| _|_|_| _| _|_| _|_| _| _|_|_|
#
#================================================================================================
#
#
TEMPLATE = subdirs
CONFIG += ordered release
SUBDIRS += \
vhdlparser \
tests/basic_VHDL_parser \
tests/VHDL_TreeWidget
OTHER_FILES += \
README.md \
COPYING