##// END OF EJS Templates
HG_REPOSITORIES » LPP » INSTRUMENTATION » USERS » PELLION » VHD_Lib
RSS

Clone from http://pc-instru.lpp.polytechnique.fr:5000/VHD_Lib

Update SOLO_LFR_LFR-EM timings constraints...
Update SOLO_LFR_LFR-EM timings constraints (due to the fact that we used a A3PE3000L FPGA on the LFR-EM board)
pellion - - Load All Authors

File last commit:

r363:453f650415b6 JC
r674:b0efa9138022 default
Show More
vhdlsyn.txt
5 lines | 127 B | text/plain | TextLexer
/ lib / lpp / lpp_spectral_matrix / vhdlsyn.txt
History | Annotation | Raw |Copy content |Copy permalink
spectral_matrix_package.vhd
MS_calculation.vhd
MS_control.vhd
spectral_matrix_switch_f0.vhd
spectral_matrix_time_managment.vhd