##// END OF EJS Templates
HG_REPOSITORIES » LPP » INSTRUMENTATION » USERS » PELLION » VHD_Lib
RSS

Clone from http://pc-instru.lpp.polytechnique.fr:5000/VHD_Lib

Update SOLO_LFR_LFR-EM timings constraints...
Update SOLO_LFR_LFR-EM timings constraints (due to the fact that we used a A3PE3000L FPGA on the LFR-EM board)
Alexis Jeandet - - Load All Authors

File last commit:

r217:13429b36c676 alexis
r674:b0efa9138022 default
Show More
config.vhd.in
16 lines | 389 B | text/plain | TextLexer
/ designs / EGSE_ICI / config.vhd.in
History | Annotation | Raw |Copy content |Copy permalink
#include "config.h"
#include "tkconfig.h"
-----------------------------------------------------------------------------
-- LEON3 Demonstration design test bench configuration
-- Copyright (C) 2009 Aeroflex Gaisler
------------------------------------------------------------------------------
library techmap;
use techmap.gencomp.all;
package config is
#include "config.vhd.h"
end;