##// END OF EJS Templates
Add SDC constraint files for MINI-LFR board....
Add SDC constraint files for MINI-LFR board. To include those constraints, you must into design's makefile the : SDCFILE=$(VHDLIB)/boards/$(BOARD)/MINI_LFR_synthesis.sdc SDC=$(VHDLIB)/boards/$(BOARD)/MINI_LFR_place_and_route.sdc During the Libero flow, you must choice the MINI_LFR_synthesis.sdc file for the synthesis step, and the MINI_LFR_place_and_route.sdc file for the place and route step.
pellion -
r419:a02535067f54 JC
Show More
Name Size Modified Last Commit Author
/ lib / lpp / dsp / lpp_fft
CoreFFT.vhd Loading ...
CoreFFT_simu.vhd Loading ...
CoreFFT_simu_light.vhd Loading ...
Driver_FFT.vhd Loading ...
FFT.vhd Loading ...
Linker_FFT.vhd Loading ...
actar.vhd Loading ...
actram.vhd Loading ...
fftDp.vhd Loading ...
fftSm.vhd Loading ...
fft_components.vhd Loading ...
lpp_fft.vhd Loading ...
primitives.vhd Loading ...
twiddle.vhd Loading ...
vhdlsim.txt Loading ...
vhdlsyn.txt Loading ...