##// END OF EJS Templates
Add SDC constraint files for MINI-LFR board....
Add SDC constraint files for MINI-LFR board. To include those constraints, you must into design's makefile the : SDCFILE=$(VHDLIB)/boards/$(BOARD)/MINI_LFR_synthesis.sdc SDC=$(VHDLIB)/boards/$(BOARD)/MINI_LFR_place_and_route.sdc During the Libero flow, you must choice the MINI_LFR_synthesis.sdc file for the synthesis step, and the MINI_LFR_place_and_route.sdc file for the place and route step.

File last commit:

r230:61f51a42947c JC
r422:faba652a7177 JC
Show More
vhdlsyn.txt
7 lines | 144 B | text/plain | TextLexer
pellion
Synthesis File Updated
r229 lpp_dma_pkg.vhd
Added ICI4 designs....
r129 fifo_latency_correction.vhd
pellion
Synthesis File Updated
r229 lpp_dma.vhd
Added ICI4 designs....
r129 lpp_dma_ip.vhd
lpp_dma_send_16word.vhd
pellion@stage-ps1.lab-lpp.local
LPP DMA v1.0.0
r101 lpp_dma_send_1word.vhd
pellion
sauvegarde modif waveform picker
r230 lpp_dma_singleOrBurst.vhd