HG_REPOSITORIES/LPP/INSTRUMENTATION/USERS/JEANDET/LFR_FSW Files · header/GscMemoryLPP.hpp

printf removed or replaced by PRINTF macros...

printf removed or replaced by PRINTF macros sequence counts modified for DUMP packets, now it depends on the source id bug corrected

paul - - Load All Authors

File last commit:

r196:48fc5efcfe9b R3


                r227:919e10e56ea1

Download file

             GscMemoryLPP.hpp
        
                    69 lines
            
             | 1.7 KiB
            
                | text/x-c++hdr
            
             |
                CppLexer
            
             / header / GscMemoryLPP.hpp
          
                    History
                
                 |
                  Source
                 | Raw
                 |Copy content
                 |Copy permalink

        paul
    
sync

              r181
            
      #ifndef GSCMEMORY_HPP_

      #define GSCMEMORY_HPP_

      #ifndef LEON3

      #define LEON3

      #endif

        paul
    
2.0.2.2...

              r187
            
      static unsigned int getCacheControlRegister(){

        paul
    
sync

              r181
            
      #ifdef LEON3

          unsigned int cacheControlRegister = 0;

          __asm__ __volatile__("lda [%%g0] 2, %0" : "=r"(cacheControlRegister) : );

          return cacheControlRegister;

      #endif

      }

        paul
    
2.0.2.2...

              r187
            
      static void setCacheControlRegister(unsigned int cacheControlRegister)

      {

        paul
    
sync

              r181
            
      #ifdef LEON3

          __asm__ __volatile__("sta %0, [%%g0] 2" : : "r"(cacheControlRegister));

      #endif

      }

      /**

        paul
    
2.0.2.2...

              r187
            
      * Flush the data cache and the instruction cache.

      *

      * @return

      */

        paul
    
sync

              r181
            
      static inline void flushCache() {

          asm("flush");

      }

        paul
    
TM_LFR_SCIENCE_NORMA_ASM_ packets modified, 32 bits values instead of 16 bits...

              r196
            
      static void resetCacheControlRegister() {

      #ifdef LEON3

          unsigned int cacheControlRegister;

          cacheControlRegister = 0x00;

          setCacheControlRegister(cacheControlRegister);

      #endif

      }

        paul
    
sync

              r181
            
      static void enableInstructionCache() {

      #ifdef LEON3

          unsigned int cacheControlRegister;

          cacheControlRegister = getCacheControlRegister();

          cacheControlRegister = (cacheControlRegister | 0x3);

          setCacheControlRegister(cacheControlRegister);

      #endif

      }

      static void enableDataCache() {

      #ifdef LEON3

          unsigned int cacheControlRegister;

          cacheControlRegister = getCacheControlRegister();

          cacheControlRegister = (cacheControlRegister | 0xc);

          setCacheControlRegister(cacheControlRegister);

      #endif

      }

      static void enableInstructionBurstFetch() {

      #ifdef LEON3

          unsigned int cacheControlRegister;

          cacheControlRegister = getCacheControlRegister();

          // set the bit IB to 1

          cacheControlRegister = (cacheControlRegister | 0x10000);

          setCacheControlRegister(cacheControlRegister);

      #endif

      }

      #endif /* GSCMEMORY_HPP_ */

	Site-wide shortcuts
/	Use quick search box
g h	Goto home page
g g	Goto my private gists page
g G	Goto my public gists page
g 0-9	Goto bookmarked items from 0-9
n r	New repository page
n g	New gist page

	Repositories
g s	Goto summary page
g c	Goto changelog page
g f	Goto files page
g F	Goto files page with file search activated
g p	Goto pull requests page
g o	Goto repository settings
g O	Goto repository access permissions settings
t s	Toggle sidebar on some pages

paul sync	r181	#ifndef GSCMEMORY_HPP_
		#define GSCMEMORY_HPP_

		#ifndef LEON3
		#define LEON3
		#endif

paul 2.0.2.2...	r187	static unsigned int getCacheControlRegister(){
paul sync	r181	#ifdef LEON3
		unsigned int cacheControlRegister = 0;
		__asm__ __volatile__("lda [%%g0] 2, %0" : "=r"(cacheControlRegister) : );
		return cacheControlRegister;
		#endif
		}

paul 2.0.2.2...	r187	static void setCacheControlRegister(unsigned int cacheControlRegister)
		{
paul sync	r181	#ifdef LEON3
		__asm__ __volatile__("sta %0, [%%g0] 2" : : "r"(cacheControlRegister));
		#endif
		}


		/**
paul 2.0.2.2...	r187	* Flush the data cache and the instruction cache.
		*
		* @return
		*/
paul sync	r181	static inline void flushCache() {
		asm("flush");
		}

paul TM_LFR_SCIENCE_NORMA_ASM_ packets modified, 32 bits values instead of 16 bits...	r196	static void resetCacheControlRegister() {
		#ifdef LEON3
		unsigned int cacheControlRegister;
		cacheControlRegister = 0x00;
		setCacheControlRegister(cacheControlRegister);
		#endif
		}
paul sync	r181
		static void enableInstructionCache() {
		#ifdef LEON3
		unsigned int cacheControlRegister;
		cacheControlRegister = getCacheControlRegister();
		cacheControlRegister = (cacheControlRegister \| 0x3);
		setCacheControlRegister(cacheControlRegister);
		#endif
		}

		static void enableDataCache() {
		#ifdef LEON3
		unsigned int cacheControlRegister;
		cacheControlRegister = getCacheControlRegister();
		cacheControlRegister = (cacheControlRegister \| 0xc);
		setCacheControlRegister(cacheControlRegister);
		#endif
		}

		static void enableInstructionBurstFetch() {
		#ifdef LEON3
		unsigned int cacheControlRegister;
		cacheControlRegister = getCacheControlRegister();
		// set the bit IB to 1
		cacheControlRegister = (cacheControlRegister \| 0x10000);
		setCacheControlRegister(cacheControlRegister);
		#endif
		}

		#endif /* GSCMEMORY_HPP_ */