##// END OF EJS Templates
p.367 "Digital Signal Processing with FPGA"
p.367 "Digital Signal Processing with FPGA"

File last commit:

r1:c74d16760597 default
r1:c74d16760597 default
Show More
main.py
6 lines | 235 B | text/x-python | PythonLexer
from efficient_complex_multiplier import EfficientComplexMultiplier
efficientComplexMultiplier = EfficientComplexMultiplier(0)
res = efficientComplexMultiplier.multiply(70, 50, 121, 160, 82)
print res
print res[0]/128
print res[1]/128