|
|
# FIFO F0
|
|
|
address_FIFO_F0_1_0 = 0x80000f00
|
|
|
address_FIFO_F0_3_2 = 0x80000f04
|
|
|
address_FIFO_F0_4 = 0x80000f08
|
|
|
address_FIFO_F0_WEN = 0x80000f0c
|
|
|
# FIFO F1
|
|
|
address_FIFO_F1_1_0 = 0x80000f10
|
|
|
address_FIFO_F1_3_2 = 0x80000f14
|
|
|
address_FIFO_F1_4 = 0x80000f18
|
|
|
address_FIFO_F1_WEN = 0x80000f1c
|
|
|
# FIFO F2
|
|
|
address_FIFO_F2_1_0 = 0x80000f20
|
|
|
address_FIFO_F2_3_2 = 0x80000f24
|
|
|
address_FIFO_F2_4 = 0x80000f28
|
|
|
address_FIFO_F2_WEN = 0x80000f2c
|
|
|
|
|
|
address_MEM_IN_SM_0 = 0x80000f30
|
|
|
address_MEM_IN_SM_1 = 0x80000f34
|
|
|
address_MEM_IN_SM_2 = 0x80000f38
|
|
|
address_MEM_IN_SM_3 = 0x80000f3c
|
|
|
address_MEM_IN_SM_4 = 0x80000f40
|
|
|
|
|
|
address_CTRL = 0x80000f44
|
|
|
|
|
|
address_MEM_OUT_SM_0= 0x80000f30
|
|
|
address_MEM_OUT_SM_1= 0x80000f34
|
|
|
|
|
|
mask_REN_FIFO_0 = 0xfffffffe # 1110
|
|
|
mask_REN_FIFO_1 = 0xfffffffd # 1101
|
|
|
|
|
|
address_CTRL_SM = 0x80000f38
|
|
|
|
|
|
#
|
|
|
columnV = 1
|
|
|
columnE1 = 2
|
|
|
columnE2 = 3
|
|
|
columnB1 = 4
|
|
|
columnB2 = 5
|
|
|
columnB3 = 6
|
