##// END OF EJS Templates
rev 1.0.0.2...
rev 1.0.0.2 to be used with VHDL 0.0.10 all issues in redmine, pc-instru and hephaistos addressed issues are either resolved or in progress

File last commit:

r70:13fada57fe42 merge VHDLib206
r104:e5b7ab03049c VHDLib206
Show More
.hgignore
9 lines | 74 B | text/plain | TextLexer
syntax: glob
*.pdf
*~
*.o
tests/*.err
doc
*.srec
FSW-qt/bin/fsw