##// END OF EJS Templates
A few changes to debug the VHDL design update
A few changes to debug the VHDL design update

File last commit:

r70:13fada57fe42 merge VHDLib206
r83:e32329954fdb nov2013
Show More
.hgignore
9 lines | 74 B | text/plain | TextLexer
syntax: glob
*.pdf
*~
*.o
tests/*.err
doc
*.srec
FSW-qt/bin/fsw