

## VHDLib - Bug #96

### DMA latency to access External memory

18/03/2014 10:18 AM - Jean-Christophe Pellion

<b>Status:</b>	Rejected	<b>Start date:</b>	18/03/2014
<b>Priority:</b>	Normal	<b>Due date:</b>	
<b>Assignee:</b>	Jean-Christophe Pellion	<b>% Done:</b>	0%
<b>Category:</b>		<b>Estimated time:</b>	0.00 hour
<b>Target version:</b>		<b>Spent time:</b>	0.00 hour
<b>revision:</b>	r0		
<b>Description</b>			
1- Verify than there is too waitstate access during a Memory Burst Access 2- Try others configurations to limit this latency ...			

#### History

#1 - 02/12/2016 01:10 PM - Jean-Christophe Pellion

- Status changed from New to Rejected