

## LFR-FSW - Bug #104

### SY\_LFR\_FPGA\_VERSION\_N3 de TM\_LFR\_HK erroné

28/03/2014 02:17 PM - Gerald Saule

<b>Status:</b>	Closed	<b>Start date:</b>	28/03/2014
<b>Priority:</b>	Immediate	<b>Due date:</b>	
<b>Assignee:</b>	bruno katra	<b>% Done:</b>	0%
<b>Category:</b>		<b>Estimated time:</b>	0.00 hour
<b>Target version:</b>		<b>Spent time:</b>	0.00 hour
<b>revision:</b>	r110		
<b>Description</b>			
TM_LFR_HK, SY_LFR_FPGA_VERSION_N3=255 est une coquille. On attend SY_LFR_FPGA_VERSION_N3=7.			
Contexte: LPPMON Version=0.2.2 Branch=default Changeset=835955994d5f Carte mini-LFR:LFR-172200 dev V1.0; No série III (sans connecteurs sub-click) Vhdl: mini-lfr_0.1.7 Soft: 1.0.0.4 (variante sur carte finale) Brique Star-Dundee S/N <blank>.			
TEST CASE = s.o.			
RPW-SYS-IDB-00067-LES_Issue2_Rev2 RPW-SYS-MEB-LFR-ICD-00097 Issue2_Rev2 RPW-SYS-SSS-00013-LES + Annex_Release_Definition Issue2_rev2			

## History

### #1 - 31/03/2014 08:17 AM - paul leroy

- Status changed from New to Resolved

fsw >= 1.0.0.5  
bug identifié et corrigé

### #2 - 11/06/2014 01:55 PM - bruno katra

- Status changed from Resolved to Feedback  
- Assignee set to paul leroy  
- Priority changed from Normal to Immediate

le bug avait disparu en fsw 1.0.0.7 :

Traces HK avec vhdl 0.1.16 :

```
16:45:20.550404, TM_LFR_HK, CCSDS_VERSION_NUMBER = 0, PACKET_TYPE: TM_PACKET = 0, DATA_FIELD_HEADER_FLAG:
WITH_HEADER = 1, PROCESS_ID: RPW_PID_2 = 76, PACKET_CATEGORY: HK_ROUTINE = 4, (PACKET_ID=0xcc4),
SEGMENTATION_GROUPING_FLAG: STANDALONE_PACKET = 3, SEQUENCE_CNT=1, (PACKET_SEQUENCE_CONTROL=0xc001),
PACKET_LENGTH=117, SPARE_1=0, PUS_VERSION = 1, SPARE_2=0, SERVICE_TYPE:
HOUSEKEEPING_AND_DIAGNOSTIC_DATA_REPORTING = 3, SERVICE_SUBTYPE: HK_PARAMETER_REPORT = 25, DESTINATION_ID:
GROUND = 0, TIME=0x800000022833, PA_LFR_HK_REPORT_SID: LFR_HK_SID = 1, HK_LFR_MODE: STANDBY = 0,
HK_LFR_DPU_SPW_ENABLED: ENABLED = 1, HK_LFR_DPU_SPW_LINK_STATE: RUN = 5, SPARE=0x0, SY_LFR_WATCHDOG_ENABLED:
DISABLED = 0, HK_LFR_CALIB_ENABLED: DISABLED = 0, HK_LFR_RESET_CAUSE: UNKNOWN_CAUSE = 0, SY_LFR_SW_VERSION_N1=1,
SY_LFR_SW_VERSION_N2=0, SY_LFR_SW_VERSION_N3=0, SY_LFR_SW_VERSION_N4=7, SY_LFR_FPGA_VERSION_N1=0,
SY_LFR_FPGA_VERSION_N2=1, SY_LFR_FPGA_VERSION_N3=16, HK_LFR_CPU_LOAD=1.56862745098,
HK_LFR_CPU_LOAD_MAX=1.56862745098, HK_LFR_CPU_LOAD_AVE=0.0, HK_LFR_UPDATE_INFO_TC_CNT=0,
HK_LFR_UPDATE_TIME_TC_CNT=0, HK_LFR_EXE_TC_CNT=0, HK_LFR_REJ_TC_CNT=0, HK_LFR_LAST_EXE_TC_ID=0x0,
HK_LFR_LAST_EXE_TC_TYPE=0, HK_LFR_LAST_EXE_TC_SUBTYPE=0, HK_LFR_LAST_EXE_TC_TIME=0x000000000000,
HK_LFR_LAST_REJ_TC_ID=0x0, HK_LFR_LAST_REJ_TC_TYPE=0, HK_LFR_LAST_REJ_TC_SUBTYPE=0,
HK_LFR_LAST_REJ_TC_TIME=0x000000000000, HK_LFR_LE_CNT=0, HK_LFR_ME_CNT=0, HK_LFR_HE_CNT=0, HK_LFR_LAST_ER_RID:
NO_ERROR = 0, HK_LFR_LAST_ER_CODE: NO_ERROR = 0, HK_LFR_LAST_ER_TIME=0x000000000000, HK_LFR_VHDL_AA=0,
HK_LFR_VHDL_SM=0, HK_LFR_VHDL_FFT=0, HK_LFR_VHDL_SR=0, HK_LFR_VHDL_CIC=0, HK_LFR_VHDL_HK=0, HK_LFR_VHDL_IIR=0,
HK_LFR_VHDL_CAL=0, HK_LFR_DPU_SPW_PKT_RCV_CNT=0, HK_LFR_DPU_SPW_PKT_SENT_CNT=1,
```

HK\_LFR\_DPU\_SPW\_TICK\_OUT\_CNT=0, HK\_LFR\_DPU\_SPW\_LAST\_TIMC=0, HK\_LFR\_LAST\_FAIL\_ADDR=0x0, HK\_LFR\_TEMP\_SCM=0degC, HK\_LFR\_TEMP\_PCB=0degC, HK\_LFR\_TEMP\_FPGA=0degC, HK\_LFR\_SC\_V\_F3=0, HK\_LFR\_SC\_E1\_F3=0, HK\_LFR\_SC\_E2\_F3=0, HK\_LFR\_DPU\_SPW\_PARITY=0, HK\_LFR\_DPU\_SPW\_DISCONNECT=0, HK\_LFR\_DPU\_SPW\_ESCAPE=0, HK\_LFR\_DPU\_SPW\_CREDIT=0, HK\_LFR\_DPU\_SPW\_WRITE\_SYNC=0, HK\_LFR\_DPU\_SPW\_RX\_AHB=0, HK\_LFR\_DPU\_SPW\_TX\_AHB=0, HK\_LFR\_DPU\_SPW\_EARLY\_EOP=0, HK\_LFR\_DPU\_SPW\_INVALID\_ADDR=0, HK\_LFR\_DPU\_SPW\_EEP=0, HK\_LFR\_DPU\_SPW\_RX\_TOO\_BIG=0, HK\_LFR\_TIMECODE\_ERRONEOUS=0, HK\_LFR\_TIMECODE\_MISSING=0, HK\_LFR\_TIMECODE\_INVALID=0, HK\_LFR\_TIME\_TIMECODE\_IT=0, HK\_LFR\_TIME\_NOT\_SYNCHRO=0, HK\_LFR\_TIME\_TIMECODE\_CTR=0, HK\_LFR\_BUFFER\_DPU\_TC\_FIFO=0, HK\_LFR\_BUFFER\_DPU\_TM\_FIFO=0, HK\_LFR\_AHB\_CORRECTABLE=0, HK\_LFR\_AHB\_UNCORRECTABLE=0, SPARE=0x0

Traces HK avec vhd1 0.1.9 :

09:45:59.920493, TM\_LFR\_HK, CCSDS\_VERSION\_NUMBER = 0, PACKET\_TYPE: TM\_PACKET = 0, DATA\_FIELD\_HEADER\_FLAG: WITH\_HEADER = 1, PROCESS\_ID: RPW\_PID\_2 = 76, PACKET\_CATEGORY: HK\_ROUTINE = 4, (PACKET\_ID=0xcc4), SEGMENTATION\_GROUPING\_FLAG: STANDALONE\_PACKET = 3, SEQUENCE\_CNT=1, (PACKET\_SEQUENCE\_CONTROL=0xc001), PACKET\_LENGTH=117, SPARE\_1=0, PUS\_VERSION = 1, SPARE\_2=0, SERVICE\_TYPE: HOUSEKEEPING\_AND\_DIAGNOSTIC\_DATA\_REPORTING = 3, SERVICE\_SUBTYPE: HK\_PARAMETER\_REPORT = 25, DESTINATION\_ID: GROUND = 0, TIME=0x800000024241, PA\_LFR\_HK\_REPORT\_SID: LFR\_HK\_SID = 1, HK\_LFR\_MODE: NORMAL = 1, HK\_LFR\_DPU\_SPW\_ENABLED: ENABLED = 1, HK\_LFR\_DPU\_SPW\_LINK\_STATE: RUN = 5, SPARE=0x0, SY\_LFR\_WATCHDOG\_ENABLED: DISABLED = 0, HK\_LFR\_CALIB\_ENABLED: DISABLED = 0, HK\_LFR\_RESET\_CAUSE: UNKNOWN\_CAUSE = 0, **SY\_LFR\_SW\_VERSION\_N1=1, SY\_LFR\_SW\_VERSION\_N2=0, SY\_LFR\_SW\_VERSION\_N3=0, SY\_LFR\_SW\_VERSION\_N4=7, SY\_LFR\_FPGA\_VERSION\_N1=0, SY\_LFR\_FPGA\_VERSION\_N2=1, SY\_LFR\_FPGA\_VERSION\_N3=9**, HK\_LFR\_CPU\_LOAD=14.9019607843, HK\_LFR\_CPU\_LOAD\_MAX=14.9019607843, HK\_LFR\_CPU\_LOAD\_AVE=0.0, HK\_LFR\_UPDATE\_INFO\_TC\_CNT=0, HK\_LFR\_UPDATE\_TIME\_TC\_CNT=0, HK\_LFR\_EXE\_TC\_CNT=1, HK\_LFR\_REJ\_TC\_CNT=0, HK\_LFR\_LAST\_EXE\_TC\_ID=0x1ccc, HK\_LFR\_LAST\_EXE\_TC\_TYPE=181, HK\_LFR\_LAST\_EXE\_TC\_SUBTYPE=41, HK\_LFR\_LAST\_EXE\_TC\_TIME=0x800000008f97, HK\_LFR\_LAST\_REJ\_TC\_ID=0x0, HK\_LFR\_LAST\_REJ\_TC\_TYPE=0, HK\_LFR\_LAST\_REJ\_TC\_SUBTYPE=0, HK\_LFR\_LAST\_REJ\_TC\_TIME=0x000000000000, HK\_LFR\_LE\_CNT=0, HK\_LFR\_ME\_CNT=0, HK\_LFR\_HE\_CNT=0, HK\_LFR\_LAST\_ER\_RID: NO\_ERROR = 0, HK\_LFR\_LAST\_ER\_CODE: NO\_ERROR = 0, HK\_LFR\_LAST\_ER\_TIME=0x000000000000, HK\_LFR\_VHDL\_AA=0, HK\_LFR\_VHDL\_SM=0, HK\_LFR\_VHDL\_FFT=0, HK\_LFR\_VHDL\_SR=0, HK\_LFR\_VHDL\_CIC=0, HK\_LFR\_VHDL\_HK=0, HK\_LFR\_VHDL\_IIR=0, HK\_LFR\_VHDL\_CAL=0, HK\_LFR\_DPU\_SPW\_PKT\_RCV\_CNT=1, HK\_LFR\_DPU\_SPW\_PKT\_SENT\_CNT=2, HK\_LFR\_DPU\_SPW\_TICK\_OUT\_CNT=0, HK\_LFR\_DPU\_SPW\_LAST\_TIMC=0, HK\_LFR\_LAST\_FAIL\_ADDR=0x0, HK\_LFR\_TEMP\_SCM=0degC, HK\_LFR\_TEMP\_PCB=0degC, HK\_LFR\_TEMP\_FPGA=0degC, HK\_LFR\_SC\_V\_F3=65098, HK\_LFR\_SC\_E1\_F3=65076, HK\_LFR\_SC\_E2\_F3=65078, HK\_LFR\_DPU\_SPW\_PARITY=0, HK\_LFR\_DPU\_SPW\_DISCONNECT=0, HK\_LFR\_DPU\_SPW\_ESCAPE=0, HK\_LFR\_DPU\_SPW\_CREDIT=0, HK\_LFR\_DPU\_SPW\_WRITE\_SYNC=0, HK\_LFR\_DPU\_SPW\_RX\_AHB=0, HK\_LFR\_DPU\_SPW\_TX\_AHB=0, HK\_LFR\_DPU\_SPW\_EARLY\_EOP=0, HK\_LFR\_DPU\_SPW\_INVALID\_ADDR=0, HK\_LFR\_DPU\_SPW\_EEP=0, HK\_LFR\_DPU\_SPW\_RX\_TOO\_BIG=0, HK\_LFR\_TIMECODE\_ERRONEOUS=0, HK\_LFR\_TIMECODE\_MISSING=0, HK\_LFR\_TIMECODE\_INVALID=0, HK\_LFR\_TIME\_TIMECODE\_IT=0, HK\_LFR\_TIME\_NOT\_SYNCHRO=0, HK\_LFR\_TIME\_TIMECODE\_CTR=0, HK\_LFR\_BUFFER\_DPU\_TC\_FIFO=0, HK\_LFR\_BUFFER\_DPU\_TM\_FIFO=0, HK\_LFR\_AHB\_CORRECTABLE=0, HK\_LFR\_AHB\_UNCORRECTABLE=0, SPARE=0x0

**LE BUG EST REAPPARU EN FSW 1.0.0.8 :**

SY\_LFR\_FPGA\_VERSION\_N3=255

traces avec vhd1 0.1.16 :

11:34:56.14916, TM\_LFR\_HK, CCSDS\_VERSION\_NUMBER = 0, PACKET\_TYPE: TM\_PACKET = 0, DATA\_FIELD\_HEADER\_FLAG: WITH\_HEADER = 1, PROCESS\_ID: RPW\_PID\_2 = 76, PACKET\_CATEGORY: HK\_ROUTINE = 4, (PACKET\_ID=0xcc4), SEGMENTATION\_GROUPING\_FLAG: STANDALONE\_PACKET = 3, SEQUENCE\_CNT=1, (PACKET\_SEQUENCE\_CONTROL=0xc001), PACKET\_LENGTH=117, SPARE\_1=0, PUS\_VERSION = 1, SPARE\_2=0, SERVICE\_TYPE: HOUSEKEEPING\_AND\_DIAGNOSTIC\_DATA\_REPORTING = 3, SERVICE\_SUBTYPE: HK\_PARAMETER\_REPORT = 25, DESTINATION\_ID: GROUND = 0, TIME=0x8000000241f, PA\_LFR\_HK\_REPORT\_SID: LFR\_HK\_SID = 1, HK\_LFR\_MODE: NORMAL = 1, HK\_LFR\_DPU\_SPW\_ENABLED: ENABLED = 1, HK\_LFR\_DPU\_SPW\_LINK\_STATE: RUN = 5, SPARE=0x0, SY\_LFR\_WATCHDOG\_ENABLED: DISABLED = 0, HK\_LFR\_CALIB\_ENABLED: DISABLED = 0, HK\_LFR\_RESET\_CAUSE: UNKNOWN\_CAUSE = 0, **SY\_LFR\_SW\_VERSION\_N1=1, SY\_LFR\_SW\_VERSION\_N2=0, SY\_LFR\_SW\_VERSION\_N3=0, SY\_LFR\_SW\_VERSION\_N4=8, SY\_LFR\_FPGA\_VERSION\_N1=0, SY\_LFR\_FPGA\_VERSION\_N2=2, SY\_LFR\_FPGA\_VERSION\_N3=255**, HK\_LFR\_CPU\_LOAD=14.5098039216, HK\_LFR\_CPU\_LOAD\_MAX=14.5098039216, HK\_LFR\_CPU\_LOAD\_AVE=0.0, HK\_LFR\_UPDATE\_INFO\_TC\_CNT=0, HK\_LFR\_UPDATE\_TIME\_TC\_CNT=0, HK\_LFR\_EXE\_TC\_CNT=1, HK\_LFR\_REJ\_TC\_CNT=0, HK\_LFR\_LAST\_EXE\_TC\_ID=0x1ccc, HK\_LFR\_LAST\_EXE\_TC\_TYPE=181, HK\_LFR\_LAST\_EXE\_TC\_SUBTYPE=41, HK\_LFR\_LAST\_EXE\_TC\_TIME=0x800000008f4e, HK\_LFR\_LAST\_REJ\_TC\_ID=0x0, HK\_LFR\_LAST\_REJ\_TC\_TYPE=0, HK\_LFR\_LAST\_REJ\_TC\_SUBTYPE=0, HK\_LFR\_LAST\_REJ\_TC\_TIME=0x000000000000, HK\_LFR\_LE\_CNT=0, HK\_LFR\_ME\_CNT=0, HK\_LFR\_HE\_CNT=0, HK\_LFR\_LAST\_ER\_RID: NO\_ERROR = 0, HK\_LFR\_LAST\_ER\_CODE: NO\_ERROR = 0, HK\_LFR\_LAST\_ER\_TIME=0x000000000000, HK\_LFR\_VHDL\_AA=0, HK\_LFR\_VHDL\_SM=0, HK\_LFR\_VHDL\_FFT=0, HK\_LFR\_VHDL\_SR=0, HK\_LFR\_VHDL\_CIC=0, HK\_LFR\_VHDL\_HK=0, HK\_LFR\_VHDL\_IIR=0, HK\_LFR\_VHDL\_CAL=0, HK\_LFR\_DPU\_SPW\_PKT\_RCV\_CNT=1, HK\_LFR\_DPU\_SPW\_PKT\_SENT\_CNT=2, HK\_LFR\_DPU\_SPW\_TICK\_OUT\_CNT=0, HK\_LFR\_DPU\_SPW\_LAST\_TIMC=0, HK\_LFR\_LAST\_FAIL\_ADDR=0x0, HK\_LFR\_TEMP\_SCM=0degC, HK\_LFR\_TEMP\_PCB=0degC, HK\_LFR\_TEMP\_FPGA=0degC, HK\_LFR\_SC\_V\_F3=58297, HK\_LFR\_SC\_E1\_F3=58263, HK\_LFR\_SC\_E2\_F3=58312, HK\_LFR\_DPU\_SPW\_PARITY=0, HK\_LFR\_DPU\_SPW\_DISCONNECT=0, HK\_LFR\_DPU\_SPW\_ESCAPE=0, HK\_LFR\_DPU\_SPW\_CREDIT=0, HK\_LFR\_DPU\_SPW\_WRITE\_SYNC=0, HK\_LFR\_DPU\_SPW\_RX\_AHB=0, HK\_LFR\_DPU\_SPW\_TX\_AHB=0, HK\_LFR\_DPU\_SPW\_EARLY\_EOP=0, HK\_LFR\_DPU\_SPW\_INVALID\_ADDR=0, HK\_LFR\_DPU\_SPW\_EEP=0, HK\_LFR\_DPU\_SPW\_RX\_TOO\_BIG=0, HK\_LFR\_TIMECODE\_ERRONEOUS=0, HK\_LFR\_TIMECODE\_MISSING=0, HK\_LFR\_TIMECODE\_INVALID=0, HK\_LFR\_TIME\_TIMECODE\_IT=0, HK\_LFR\_TIME\_NOT\_SYNCHRO=0, HK\_LFR\_TIME\_TIMECODE\_CTR=0, HK\_LFR\_BUFFER\_DPU\_TC\_FIFO=0, HK\_LFR\_BUFFER\_DPU\_TM\_FIFO=0, HK\_LFR\_AHB\_CORRECTABLE=0, HK\_LFR\_AHB\_UNCORRECTABLE=0, SPARE=0x0

-----

Contexte:

LPPMON: Version=0.2.2 Branch=default Changeset=835955994d5f

Carte mini-LFR: LFR-172200 dev V1.0; No série III (sans connecteurs sub-click)

Vhdl: mini-lfr\_0.1.9 et 0.1.16

Brique Star-Dundee S/N 46120065.

Soft:1.0.0.7 et 1.0.0.8 (variante sur carte finale)

### #3 - 12/06/2014 08:24 AM - paul leroy

- Status changed from Feedback to Resolved

- Assignee changed from paul leroy to bruno katra

fsw >= 1.0.0.9

bug identifié et corrigé. la vesrion du VHDL s'affiche maintenant également dans le message initial envoyé sur le port série pendant le boot

### #4 - 13/06/2014 05:36 PM - bruno katra

- Status changed from Resolved to Closed

Retesté en 1.0.0.9 : bug corrigé

15:01:17.829798, TM\_LFR\_HK, CCSDS\_VERSION\_NUMBER = 0, PACKET\_TYPE: TM\_PACKET = 0, DATA\_FIELD\_HEADER\_FLAG:  
WITH\_HEADER = 1, PROCESS\_ID: RPW\_PID\_2 = 76, PACKET\_CATEGORY: HK\_ROUTINE = 4, (PACKET\_ID=0xcc4),  
SEGMENTATION\_GROUPING\_FLAG: STANDALONE\_PACKET = 3, SEQUENCE\_CNT=0, (PACKET\_SEQUENCE\_CONTROL=0xc000),  
PACKET\_LENGTH=117, SPARE\_1=0, PUS\_VERSION = 1, SPARE\_2=0, SERVICE\_TYPE:  
HOUSEKEEPING\_AND\_DIAGNOSTIC\_DATA\_REPORTING = 3, SERVICE\_SUBTYPE: HK\_PARAMETER\_REPORT = 25, DESTINATION\_ID:  
GROUND = 0, TIME=0x800000072ab5, PA\_LFR\_HK\_REPORT\_SID: LFR\_HK\_SID = 1, HK\_LFR\_MODE: STANDBY = 0,  
HK\_LFR\_DPU\_SPW\_ENABLED: ENABLED = 1, HK\_LFR\_DPU\_SPW\_LINK\_STATE: RUN = 5, SPARE=0x0, SY\_LFR\_WATCHDOG\_ENABLED:  
DISABLED = 0, HK\_LFR\_CALIB\_ENABLED: DISABLED = 0, HK\_LFR\_RESET\_CAUSE: UNKNOWN\_CAUSE = 0, SY\_LFR\_SW\_VERSION\_N1=1,  
SY\_LFR\_SW\_VERSION\_N2=0, SY\_LFR\_SW\_VERSION\_N3=0, SY\_LFR\_SW\_VERSION\_N4=9, **SY\_LFR\_FPGA\_VERSION\_N1=0,**  
**SY\_LFR\_FPGA\_VERSION\_N2=1, SY\_LFR\_FPGA\_VERSION\_N3=16**