



## Specifications of RPW/LFR/FPGA

Reference:

Issue: 1

Revision: 1.7

Date : 05 DEC 2014

- 1 -

SOLAR ORBITER

# RPW Instrument

## LFR Low Frequency Receiver FPGA Architecture Design

Prepared by:	Function:	Signature:	Date
J-C. PELLION	VHDL developer		
A. Jeandet	Lead Engineer VHDL developer		
Approved by:	Function:	Signature:	Date
P. LEROY	Project Manager Flight Software developer		
For application:	Function:	Signature:	Date



Ecole Polytechnique  
Route de Saclay  
91128 Palaiseau CEDEX



## Specifications of RPW/LFR/FPGA

**Reference:**  
**Issue: 1**  
**Revision: 1.7**  
**Date : 05 DEC 2014**

- 2 -

### Change Record

Ver.	Date	Authors	Modifications
1.7	05 DEC 2014	JCPE	Update LFRs Register
1.6		JCPE	Update LFRs Register
1.5		PLE	Filter section updated
1.4	09 MAY 2014	PLE	
1.3	07 MAY 2013	JCPE	Update to match Dev Plan Requirement
1.2	05 DEC 2013	JCPE	Update
1.1	23 SEP 2013	JCPE	Include update from Paul LEROY
1.0	04 SEP 2013	JCPE	First Version



## Specifications of RPW/LFR/FPGA

**Reference:**  
**Issue: 1**  
**Revision: 1.7**  
**Date : 05 DEC 2014**

## Acronym List

[illegible]



# Specifications of RPW/LFR/FPGA

Reference:

Issue: 1

Revision: 1.7

Date : 05 DEC 2014

- 4 -

## Table of Contents

<b>1</b>	<b>General.....</b>	<b>6</b>
1.1	Scope of the Document.....	6
1.2	Applicable Documents.....	6
1.3	Reference Documents.....	6
1.4	Responsibilities.....	6
<b>2</b>	<b>LFR FPGA.....</b>	<b>7</b>
2.1	ARCHITECTURE DEFINITION.....	7
2.1.1	<i>Functional view</i> .....	7
2.1.2	<i>FPGA interfaces</i> .....	7
2.2	ARCHITECTURAL DESIGN.....	13
2.3	DETAILED DESIGN .....	14
2.3.1	<i>Data Base</i> .....	14
2.3.2	<i>Clock and Reset</i> .....	14
2.3.3	<i>Time</i> .....	15
2.3.4	<i>Leon3 SoC</i> .....	22
2.3.5	<i>LPP_LFR_FILTER</i> .....	27
2.3.6	<i>LPP_LFR_WAVEFORM</i> .....	31
2.3.7	<i>LPP_LFR_SM</i> .....	39
2.3.8	<i>LFR_DMA</i> .....	41
2.3.9	<i>LPP_LFR_CAL</i> .....	41
2.4	SYNTHESIS.....	44
2.4.1	<i>Constraints</i> .....	44
2.4.2	<i>Results</i> .....	46
2.5	VERIFICATION AND VALIDATION .....	49
2.5.1	<i>Verification and Validation</i> .....	49
	<b>APPENDIX A: List Of TBC/TBD/TBWs .....</b>	<b>50</b>



# Specifications of RPW/LFR/FPGA

## Reference:

Issue: 1

Revision: 1.7

Date : 05 DEC 2014

- 5 -

## List of figures

Figure 1: LFR FPGA functional view.....	7
Figure 2: RAM's block diagram .....	8
Figure 3: ADC's block diagram .....	9
Figure 4: ADC's protocol .....	9
Figure 5 LFR FPGA block diagram.....	13
Figure 6 : LFR's Clock Domains .....	15
Figure 7: Time management block view.....	16
Figure 8: FSM controlling the Time Management .....	17
Figure 9: FINE TIME COUNTER .....	18
Figure 10: COARSE TIME COUNTER.....	18
Figure 11: Synchronized operations .....	19
Figure 12: Synchronized operations with a tick almost synchronous .....	20
Figure 13: Synchronized to Desynchronized operations.....	20
Figure 14: Desynchronized to synchronized operations .....	21
Figure 15 LPP_LFR_FILTER block view .....	27
Figure 16 ADC interface.....	27
Figure 17 ADC interface.....	27
Figure 18 Transfer function of the LFR input anti-aliasing filter (98 304 Hz => 24 576 Hz) .....	29
Figure 19 Data Shaping.....	29
Figure 20 DownSampling Filter .....	30
Figure 21 Routing module.....	30
Figure 22 : Waveform Picker's Block diagram view .....	31
Figure 23 : Start Snapshot Generation for the Data at the frequency f2 .....	35
Figure 24 : Start Snapshot Generation for the Data at the frequency f1 and f0.....	36
Figure 25 : Numbers of point by snapshot .....	36
Figure 26 : Waveform Buffer reserved by Leon3.....	37
Figure 27 : Protocol Communication between Leon3 and Waveform Picker .....	37
Figure 28 : LFR DMA Block diagram view .....	41
Figure 29 LFR Calibration APB_DAC clock resume and APB register connection.....	41
Figure 30 DAC Timing Diagram.....	42



# Specifications of RPW/LFR/FPGA

**Reference:**

**Issue: 1**

**Revision: 1.7**

**Date : 05 DEC 2014**

- 6 -

## 1 GENERAL

### 1.1 Scope of the Document

The purpose of this document is to present the architecture and design requirements of the LFR& FPGA.

### 1.2 Applicable Documents

This document responds to the requirements of the documents listed in the following table:

#	Reference	Title of the document	Rev

### 1.3 Reference Documents

This document is based on the documents listed in the following table:

#	Reference	Title of the document	Date / Rev
RD1	RPW-MEB-LFR-00003-1-Rev6	LFR Specification	1.7
RD2	Rapport de Stage_Alexis	Système d'acquisition numérique pour analyseur de données embarqué	30 JUN 2009
RD3		Software System Specification	
RD4		Software Requirements Specification	

### 1.4 Responsibilities

Name	Function	Institute	Phone number	Email
J-C. Pellion	VHDL developer	LPP	+33 1 69 33 -- --	<a href="mailto:jean-christophe.pellion@lpp.polytechnique.fr">jean-christophe.pellion@lpp.polytechnique.fr</a>
P. Leroy	Project Manager			<a href="mailto:paul.leroy@lpp.polytechnique.fr">paul.leroy@lpp.polytechnique.fr</a>




## 2 LFR FPGA

### 2.1 ARCHITECTURE DEFINITION

#### 2.1.1 Functional view

The operations realized by LFR are defined into the RD1 documents. Figure 1 shows the functional block view of LFR FPGA. Data acquisition is done by 8 external ADCs.



**Figure 1: LFR FPGA functional view**

In the FPGA, the data are filtered, shaped and downsampled. After these preliminary steps, the data are sent to the external RAM by the WaveForm Picker module. For each channel of frequencies, FFT and Spectral Matrices are computed (in hardware) and sent to the Leon3 SoC via DMA transfers.


By Software (Leon3), Spectral Matrices are averaged and Basic Parameters are extracted [RD1]. The flight software controls all hardware modules and interacts with the DPU through the fully redundant SpaceWire link.

#### 2.1.2 FPGA interfaces

##### 2.1.2.1 External Devices

###### 2.1.2.1.1 RAM

The RAM used on the LFR EM board is the following: Cypress CYC1061DV33. It is a static ram 1M\*16bit. The documentation can be downloaded from the official website. Figure 2 shows the RAM block diagram. The flight RAM will be the Aeroflex UT8ER1M32.



**Figure 2: RAM's block diagram**

The UT8ER1M32 memory controller is a modified Gaislerø IP SRCTRL provided by TDS team. The modifications allow the memory controller to:

- Perform memory wash on startup (needed for correct EDAC operation)
- Not modify the RAM input signal during scrubbing cycles
- Startup EDAC control register write
- Runtime EDAC control register read/write

This IP hasn't been tested yet by the LPP team. A dedicated board has been designed to validate the memory and its interfaces, more details will be given on the next revision of this document.

## 2.1.2.1.2 ADC

The ADCs used on the EM board are proto version of the RHF1401 from ST-microelectronics. RHF1401 is a 14 bits analog to digital converter. Figure 3 shows the block diagram and Figure 4 shows the protocol to obtained the Data.

In our case, 8 ADCs are used in parallel. The Data pins and clock are commons. The control is realized by the OEB vector. Only one OEB must be activated at a time.





## Specifications of RPW/LFR/FPGA


**Reference:**

**Issue: 1**


**Revision: 1.7**

**Date : 05 DEC 2014**

- 9 -



**Figure 3: ADC's block diagram**



**Figure 4: ADC's protocol**

### 2.1.2.2 Pinout and Package

#### 2.1.2.2.1 Engineering Model

The FPGA used for the Engineering model is the following:

Family type: ProASIC3E

Die: A3PE3000

Package: 324 FBGA

The Table below defines the Pinout of the EM FPGA.

NAME	Pin	Direction	Description
General Purpose			
clk_49_152MHz	D5	IN	Clock input at 49.152MHz
clk100MHz	B3	IN	Clock input at 100MHz
reset	N18	IN	Reset signal active at low value



# Specifications of RPW/LFR/FPGA

**Reference:**

**Issue: 1**

**Revision: 1.7**

**Date : 05 DEC 2014**

- 10 -

RAM			
Address		OUT	20 bits of RAM address
[0]	H16		
[1]	J15		
[2]	B18		
[3]	C17		
[4]	C18		
[5]	U2		
[6]	U3		
[7]	R5		
[8]	N11		
[9]	R13		
[10]	V13		
[11]	U13		
[12]	V15		
[13]	V16		
[14]	V17		
[15]	N1		
[16]	R3		
[17]	P4		
[18]	N3		
[19]	M7		
Data		IN/OUT	32 bits of RAM data
[0]	P17		
[1]	R18		
[2]	T18		
[3]	J13		
[4]	T13		
[5]	T12		
[6]	R12		
[7]	T11		
[8]	N2		
[9]	P1		
[10]	R1		
[11]	T1		
[12]	M4		
[13]	K1		
[14]	J1		
[15]	H1		
[16]	H15		
[17]	G15		
[18]	H13		
[19]	G12		
[20]	V14		
[21]	N9		
[22]	M13		
[23]	M15		
[24]	J17		
[25]	K15		
[26]	J14		
[27]	U18		
[28]	H18		
[29]	J18		



## Specifications of RPW/LFR/FPGA

**Reference:**

**Issue: 1**

**Revision: 1.7**

**Date : 05 DEC 2014**

- 11 -

[30]	G17		
[31]	F18		
nSRAM_BE0	U12	OUT	RAM Bank0 Enable (low active)
nSRAM_BE1	K18	OUT	RAM Bank0 Enable (low active)
nSRAM_BE2	K12	OUT	RAM Bank0 Enable (low active)
nSRAM_BE3	F17	OUT	RAM Bank0 Enable (low active)
nSRAM_CE	M6	OUT	RAM Chip Enable (low active)
nSRAM_OE	N12	OUT	RAM Output Enable (low active)
Space Wire			
Spw1_din	D6	IN	Data In of Space Wire link1
Spw1_sin	C6	IN	Strobe In of Space Wire link1
Spw1_dout	C16	OUT	Data Out of Space Wire link1
Spw1_sout	C4	OUT	Strobe Out of Space Wire link1
Spw2_din	E6	IN	Data In of Space Wire link2
Spw2_sin	C15	IN	Strobe In of Space Wire link2
Spw2_dout	B7	OUT	Data Out of Space Wire link2
Spw2_sout	D7	OUT	Strobe Out of Space Wire link2
ADC			
bias_fail_sw	A3	OUT	Bias/Fail switch control
ADC_OEB_bar_CH		OUT	Output Enable. One for each ADC (active low)
[1]	A14		
[2]	A10		
[3]	B10		
[4]	B13		
[5]	D13		
[6]	A11		
[7]	B12		
ADC_smpclk	A15	OUT	Sample Clock for data acquisition
ADC_data		IN	
[0]	A16		
[1]	B16		
[2]	A17		
[3]	C12		
[4]	B17		
[5]	C13		
[6]	D15		
[7]	E15		
[8]	D16		
[9]	F16		
[10]	F15		
[11]	G16		
[12]	F13		
[13]	G13		
UARTs			
TAG1	J12	IN	AHB UART Rx
TAG3	L16	OUT	AHB UART Tx
TAG2	K13	IN	APB UART Rx
TAG4	L15	OUT	APB UART Rx
Others			
TAG5	M16	IN/OUT	Unused



## Specifications of RPW/LFR/FPGA

**Reference:**

**Issue: 1**

**Revision: 1.7**

**Date : 05 DEC 2014**

- 12 -

TAG6	L13	IN/OUT	Unused
TAG7	P6	IN/OUT	Unused
TAG8	R6	IN/OUT	Unused
TAG9	T4	IN/OUT	Unused
LED [0] [1] [2]	K17 L18 M17	OUT	LEDs control




## 2.2 ARCHITECTURAL DESIGN

The FPGA System is composed of 4 sub-systems:

- LPP\_LFR\_FILTER which reads the data from ADC, filters and down sample, and finally output 4 channel of DATA at different frequencies;
- LPP\_LFR\_WAVEFORM which write a part of DATA output by LPP\_LFR\_FILTER into the RAM in function of the configuration;
- LPP\_LFR\_MS which computed for each channel the Spectral Matrix and writes it into the RAM
- LEON3\_SoC which controls the 3 others sub-system, interacted with the DPU through the Space Wire and computes the Averaged Matrix and Basic Parameters.

Figure 5 shows the top-level view of the LFR FPGA.



**Figure 5 LFR FPGA block diagram**



## Specifications of RPW/LFR/FPGA

### Reference:

Issue: 1

Revision: 1.7

Date : 05 DEC 2014

- 14 -

## 2.3 DETAILED DESIGN

### 2.3.1 Data Base

The LFR project is partly based on the Aeroflex/Gaisler IP cores library, the GRLIB. The version used in LFR is grlib-ft-fpga-grlfpw-1.2.4-b4126.

In parallel of this Library, we have developed our own library of IP cores, named the VHD\_Lib. This library contains all our RTL files and scripts.

The sources of the VHD\_Lib are managed with Mercurial, a distributed source control management tool. LPP also uses RhodeCode, a web-based tool for repository management. All LPP VHDL sources can be consulted via the LPP server at the following address:

[https://hephaistos.lpp.polytechnique.fr/rhodecode/HG\\_REPOSITORIES/LPP/INSTRUMENTATION/USERS/PELLION/VHD\\_Lib](https://hephaistos.lpp.polytechnique.fr/rhodecode/HG_REPOSITORIES/LPP/INSTRUMENTATION/USERS/PELLION/VHD_Lib)

The current folder organization of the VHD\_Lib is:

- **boards** (contains the pinout and clock constraint for each board)
  - **em-LeonLPP-A3PE3kL-v3-core1** is the folder for the LFR-EM board
  - **MINI-LFR** is the folder for the MINI-LFR board
- **lib/lpp** contains all LPP IPs (lpp\_waveform, lpp\_matrix, etc)
- **designs** contains the different project used for simulation or synthesis
  - **LFR-em-WFP\_MS** is the design for LFR EM board with the Waveform Picker and Spectral Matrix modules instantiated
  - **MINI-LFR\_WFP\_MS** is the same design for the MINI-LFR board
  - **LFR\_simu** contains a top of LFR with a testbench to permit a global simulation of the Waveform Picker or Spectral Matrix modules
- **scripts** contains all LPP scripts used for patched the GRLIB and worked with VHD\_Lib

### 2.3.2 Clock and Reset

Figure 6 shows the 3 clock domains of the LFR FPGA. The ADC controller module generates the acquisition signal in the 49.152 MHz clock domain. ADC data are received in the 25 MHz clock domain. All data processing is done in the 25 MHz clock domain. The LeonSoC also uses this clock.

SpaceWire transmissions are done with a 10 MHz clock. This clock is generated by dividing the initial 50 MHz master clock. The SpaceWire IP, provided by Aeroflex/Gaisler, makes this division and synchronizes all signals between the 25MHz and 10MHz domains.



# Specifications of RPW/LFR/FPGA


**Reference:**

**Issue: 1**

**Revision: 1.7**

**Date : 05 DEC 2014**

- 15 -



**Figure 6 : LFR's Clock Domains**

The 25MHz clock is obtained by dividing the input clock 50MHz.

## 2.3.3 Time

### 2.3.3.1 Time Management


The Time Management module is responsible for the local time generation of the LFR instrument. This parameter is of crucial importance as it is used to date all scientific data. The LFR local time is represented by 2 values: COARSE\_TIME and FINE\_TIME. FINE\_TIME is a 16b signal and COARSE\_TIME is a 32b signal. The FINE\_TIME is incremented each period of  $2^{-16}$  second from 0 to 65535 (1 second), and the COARSE\_TIME is incremented each second. The MSB of COARSE\_TIME is a special bit dedicated to time synchronization (-00 indicates that LFR is synchronized with the system, in accordance with the Software System Specification).

The current time can be updated by the flight software through the input register. The nominal behaviour is that each second a new tickö (generated upon the reception of a valid SpaceWire timecode) is sent to update the COARSE\_TIME counter and reset the FINE\_TIME counter. With this tick, a new COARSE\_TIME value can be sent (call CTU = Coarse Time Update). If a new CTU is set, the current time counter is updated only when the next tickö occurs.

When the module is instantiated, the tickö signal is connected to the SpaceWire tick signal which is generated by the SpaceWire IP core each time a valid SpaceWire timecode has been received by the LFR board.



## 2.3.3.1.1 Block View



**Figure 7: Time management block view**

The control and observation registers are clocked on the `clk_25Mhz` and the coarse and fine time counters are clocked on `clk_24.576MHz`. There is a synchronization stage to transmit the signal from one clock domain to another.

The time management is controlled by a FSM (see Figure 8). This FSM has 3 states:

- **DESYNC** : a tick has not been received since more than 1.001s.
- **SYNC** : a tick has been received since less than 1s.
- **TRANSITION**: a tick has not been received since more than 1s and less than 1.001s.





# Specifications of RPW/LFR/FPGA


**Reference:**

**Issue: 1**

**Revision: 1.7**

**Date : 05 DEC 2014**

- 17 -



**Figure 8: FSM controlling the Time Management**

This FSM controls the two counters: FINE\_TIME (see Figure 9) and COARSE\_TIME (see Figure 10).

The FINE\_TIME counter is composed of 2 counters. The first one is a counter from 0 to 374. Each clock cycle this counter is incremented, and if a tick occurs the value is reset to 0. If the value is equal to 374, the new\_FT signal is set. The new\_FT is set only one cycle. In conclusion, this counter divides the 24.576 Mhz by 375 to obtain a signal with a frequency of 65536Hz ( $=2^{16}$ Hz).

The second counter counts the new\_FT, and is reset to 0 upon the reception of a tick. If the FSM state is SYNC or DESYNC, the FINE\_TIME value is the current value of this second counter. And if the FSM state is TRANSITION, the FINE\_TIME is forced to 0xFFFF (max Value).

3 signals are also generated using the FINE\_TIME counter:

- FT\_Max is asserted when the second counter is equal the  $\tilde{\text{max}}$  value and a new\_FT occurs.
- FT\_half is asserted when it is more than the  $\tilde{\text{half}}$  value.
- FT\_1ms is asserted when it is equal to 0x0040 (i.e. the time since last RAZ is almost 1ms).



# Specifications of RPW/LFR/FPGA


**Reference:**

**Issue: 1**

**Revision: 1.7**

**Date : 05 DEC 2014**

- 18 -




**Figure 9: FINE TIME COUNTER**

The COARSE\_TIME counter is composed of 2 counters. The first counts seconds. Each time the FSM sends CT\_add1, the current counter is updated. If the set\_TCU occurs, the counter current value is set to TCU. The set\_TCU signal is asserted when a new TCU is set in registers and a tick is set.

The second counter counts the time elapsed since the last synchronization, in seconds. If this value is equal to 60, the most significant bit of the COARSE\_TIME is set to 1. After a reset, the value is 60, and the COARSE\_TIME MSB is set to 1. This counter is a non-cyclic counter. So when the value is 60, the counter is blocked. To set the counter value to zero, a tick must occur with a new\_CTU. If the counter is not equal to the full value (60), and a tick occurs, the counter is set to zero.

In conclusion, after the reset, LFR is desynchronized (COARSE\_TIME bit 31 set to 1). To resynchronize LFR, a tick and a TCU must occur. Once LFR is synchronized, to return in the desynchronized state, it should not have tick during more than 60s.



**Figure 10: COARSE TIME COUNTER**



# Specifications of RPW/LFR/FPGA

**Reference:**

**Issue: 1**

**Revision: 1.7**

**Date : 05 DEC 2014**


- 19 -

## 2.3.3.1.2 Software Interface

Address	Name	Description	
0x00	CONTROL	Permit to generate a tick by software.	
		Bit	Description
		31..3	Not Used
		2	LFR SubSystem soft Reset
		1	Time Management Software Reset
		0	Time Management Software tick.
0x04	COARSE_TIME_new	If modified, the next value of the coarse time.	
		Bit	Description
		31	Unused
		30..0	Coarse Time Next
0x08	COARSE_TIME	Coarse Time.	
		Bit	Description
		31	UnSynchronized
		30..0	Coarse Time
0x0C	FINE_TIME	Coarse Time.	
		Bit	Description
		31..16	Not used
		15..0	Fine Time


## 2.3.3.1.3 Operations

The nominal behaviour is the synchronized mode (see Figure 11). In this case the time management receives a tick each second. Each time that a new tick is received, the coarse time is updated (previous+1 or TCU) and the fine time is reset to 0.




**Figure 11: Synchronized operations**

If the tick signal is not completely synchronous (see Figure 12), there is a little positive or negative variations of the seconds. In the first case, the fine time counter arrives to the max value before the reception the tick. The FINE\_TIME and COARSE\_TIME value are not changed while the new tick is not received. In the second case, the tick is received before the FINE\_TIME reaches the max value, the coarse time is updated and the fine time is reset.



**Figure 12: Synchronized operations with a tick almost synchronous**

If the delta delay is greater than a limit fixed to 1ms, the module is considering to be in DESYNC mode (see Figure 13). In this case, FINE\_TIME and COARSE\_TIME are not updated while the 1 ms delay is not elapsed. After that, the COARSE\_TIME is increased by one and FINE\_TIME is set to 1ms.



**Figure 13: Synchronized to Desynchronized operations**

Once the system is in the desynchronized state, the COARSE\_TIME is increased by one and FINE\_TIME is reset to 0, each time that FINE\_TIME reaches the max value.

If a tick occurs when the system is in the desynchronized state, the fine time is reset to 0 and the coarse time is updated (See Figure 14). There are 3 options to update it:

- There is a new TCU, the next coarse time is set to this value,
- The tick occurs when the FINE\_TIME value is under half of the max value, then the COARSE\_TIME is not changed,
- The tick occurs when the FINE\_TIME value is greater than half of the max value, then the COARSE\_TIME value is increased by one.



## Specifications of RPW/LFR/FPGA


Reference:

Issue: 1

Revision: 1.7

Date : 05 DEC 2014

- 21 -



**Figure 14: Desynchronized to synchronized operations**

It is important to notice that during the transition from a desynchronized state to a synchronized state and in the case where there is no new TCU and the FINE\_TIME is below half the max value, the time decreases.



# Specifications of RPW/LFR/FPGA

**Reference:**

**Issue: 1**


**Revision: 1.7**

**Date : 05 DEC 2014**

- 22 -

## 2.3.4 Leon3 SoC

### 2.3.4.1 Block View



### 2.3.4.2 AHB/APB Mapping

**Table 1 : AHB MASTER LIST**

AHB Index	Name	Description
0	Leon3	Leon3 processor
1	GRSPW	Gaisler Space Wire IP.
2	WaveForm Picker	LPP WaveForm Picker IP.
3	Matrix Spectral	LPP Matrix Spectral IP.
4	UART	Gaisler AHB UART.

Warning: Gaisler's AHB UART must be the last Master.

**Table 2 : AHB/APB Slave List and interruption**

Name	BASE ADDRESS	LENGTH	Slave Type	Index	IRQ	Description
DSU3	0x90000000	0x0FFFFFFF	AHB	2		Gaisler Debug System Unit
APBCTRL	0x80000000	0x0FFFFFFF	AHB	1		APB Controller
MCTRL	0x00000000	0x0FFFFFFF	AHB	0		Memory Controller
	0x80000000	0x000000FF	APB	0		
IRQMP	0x80000200	0x000000FF	APB	2		Interrupt controller
APB_LFR_Time_Management	0x80000600	0x000000FF	APB	6	12	Time management module developed by LPP
LPP_LFR	0x80000F00	0x000000FF	APB	15	6,14	LPP LFR registers for controlled



# Specifications of RPW/LFR/FPGA

## Reference:

Issue: 1

Revision: 1.7

Date : 05 DEC 2014

- 23 -

						and observed Waveform Picker and Spectral Matrix Subsystems
Apb_Uart	0x80000100	0x000000FF	APB	1	2	Uart connected on APB bus
GPTimer	0x80000300	0x000000FF	APB	3	8	Timer module

## 2.3.4.3 LFR Control Registers

Tableau 3 : LPP\_LFR Registers List

Address	Name	Description	
0x80000F00	SPECTRAL_MATRIX_CONFIG	Permit to activate the interruption from LFR_SM module and run the Spectral Matrix.	
		Bit	Description
		31..3	Not Used
		2	Run the Spectral matrix
		1	Active the interruption when a new Matrix is completely sent in Memory.
		0	Active the interruption when a error occurs.
0x80000F04	SPECTRAL_MATRIX_STATUS	Indicates the status of LFR_SM module. A write must be done after a read to ðeraseö the status.	
		Bit	Description
		31..11	Not Used
		10	Set when an error ðwrite into Full FIFO_2ö occurs
		9	Set when an error ðwrite into Full FIFO_1ö occurs
		8	Set when an error ðwrite into Full FIFO_0ö occurs
		7	Set when an error ðBuffer Fullö occurs
		6	Not Used
		5	Set when a matrix f2 is ready into buffer 1
		4	Set when a matrix f2 is ready into buffer 0
		3	Set when a matrix f1 is ready into buffer 1
		2	Set when a matrix f1 is ready into buffer 0
		1	Set when a matrix f0 is ready into buffer 1
		0	Set when a matrix f0 is ready into buffer 0
0x80000F08	SPECTRAL_MATRIX_ADDRESS_F0_0	Base address of the first buffer where the Spectral Matrix must write the next Spectral Matrix F0	
0x80000F0C	SPECTRAL_MATRIX_ADDRESS_F0_1	Base address of the second buffer where the Spectral Matrix must write the next Spectral Matrix F0	
0x80000F10	SPECTRAL_MATRIX_ADDRESS_F1_0	Base address of the first buffer where the Spectral Matrix must write the next Spectral Matrix F1	
0x80000F14	SPECTRAL_MATRIX_ADDRESS_F1_1	Base address of the second buffer where the Spectral Matrix must write the next Spectral Matrix F1	
0x80000F18	SPECTRAL_MATRIX_ADDRESS_F2_0	Base address of the first buffer where the Spectral Matrix must write the next Spectral Matrix F2	
0x80000F1C	SPECTRAL_MATRIX_ADDRESS_F2_1	Base address of the second buffer where the Spectral Matrix must write the next Spectral Matrix F2	
0x80000F20	SPECTRAL_MATRIX_COARSETIME_F0_0	CoarseTime of the first data of the first buffer Spectral Matrix F0	
0x80000F24	SPECTRAL_MATRIX_FINETIME_F0_0	FineTime of the first data of the first buffer Spectral Matrix F0	
0x80000F28	SPECTRAL_MATRIX_COARSETIME_F0_1	CoarseTime of the first data of the 2nd buffer Spectral Matrix F0	
0x80000F2C	SPECTRAL_MATRIX_FINETIME_F0_1	FineTime of the first data of the 2nd buffer Spectral Matrix F0	
0x80000F30	SPECTRAL_MATRIX_COARSETIME_F1_0	CoarseTime of the first data of the first buffer Spectral Matrix F1	



# Specifications of RPW/LFR/FPGA

## Reference:

Issue: 1

Revision: 1.7

Date : 05 DEC 2014

- 24 -

0x80000F34	SPECTRAL_MATRIX_FINETIME_F1_0	FineTime of the first data of the first buffer Spectral Matrix F1	
0x80000F38	SPECTRAL_MATRIX_COARSETIME_F1_1	CoarseTime of the first data of the 2nd buffer Spectral Matrix F1	
0x80000F3C	SPECTRAL_MATRIX_FINETIME_F1_1	FineTime of the first data of the 2nd buffer Spectral Matrix F1	
0x80000F40	SPECTRAL_MATRIX_COARSETIME_F2_0	CoarseTime of the first data of the first buffer Spectral Matrix F2	
0x80000F44	SPECTRAL_MATRIX_FINETIME_F2_0	FineTime of the first data of the first buffer Spectral Matrix F2	
0x80000F48	SPECTRAL_MATRIX_COARSETIME_F2_1	CoarseTime of the first data of the 2nd buffer Spectral Matrix F2	
0x80000F4C	SPECTRAL_MATRIX_FINETIME_F2_1	FineTime of the first data of the 2nd buffer Spectral Matrix F2	
0x80000F50	SPECTRAL_MATRIX_LENGTH	Length of each spectral matrix buffer	
0x80000F54	WAVEFORM_PICKER_DATASHAPING	Permit to set the data shaping parameter.	
		Bit	Description
		31..6	Not Used
		5	Set the data shaping Parameter R2.
		4	Set the data shaping Parameter R1.
		3	Set the data shaping Parameter R0.
		2	Set the data shaping Parameter SP1.
		1	Set the data shaping Parameter SP0.
		0	Set the data shaping Parameter BW.
0x80000F58	WAVEFORM_PICKER_CONTROL	Permit to control activation of each channel and to configure the burst mode for the concerning channel.	
		Bit	Description
		31..7	Not Used
		6	Enable Burst mode for Data f2
		5	Enable Burst mode for Data f2
		4	Enable Burst mode for Data f2
		3	Enable acquisition of Data f3
		2	Enable acquisition of Data f2
		1	Enable acquisition of Data f1
0	Enable acquisition of Data f0		
0x80000F5C	WAVEFORM_PICKER_ADDRESS_F0_0	Base address of the 1rst buffer where the Waveform Picker must write the next Data f0	
0x80000F60	WAVEFORM_PICKER_ADDRESS_F0_1	Base address of the 2nd buffer where the Waveform Picker must write the next Data f0	
0x80000F64	WAVEFORM_PICKER_ADDRESS_F1_0	Base address of the 1rst buffer where the Waveform Picker must write the next Data f1	
0x80000F68	WAVEFORM_PICKER_ADDRESS_F1_1	Base address of the 2nd buffer where the Waveform Picker must write the next Data f1	
0x80000F6C	WAVEFORM_PICKER_ADDRESS_F2_0	Base address of the 1rst buffer where the Waveform Picker must write the next Data f2	
0x80000F70	WAVEFORM_PICKER_ADDRESS_F2_1	Base address of the 2nd buffer where the Waveform Picker must write the next Data f2	
0x80000F74	WAVEFORM_PICKER_ADDRESS_F3_0	Base address of the 1rst buffer where the Waveform Picker must write the next Data f3	
0x80000F78	WAVEFORM_PICKER_ADDRESS_F3_1	Base address of the 2nd buffer where the Waveform Picker must write the next Data f3	
0x80000F7C	WAVEFORM_PICKER_STATUS	Indicates the status of LFR_Waveform module	
		Bit	Description
		31..16	Not Used





# Specifications of RPW/LFR/FPGA

## Reference:

**Issue: 1**

**Revision: 1.7**

**Date : 05 DEC 2014**

- 25 -

		15..12	Vector of New Error bits for Data f0 to f3. The bit 0 is for new error of data f0, etc. Set when internal buffer (FIFO) is full and a new data should be writing. Those bits are automatically reset after read.
		11..8	Vector of Full Error bits for Data buffer f0_0 to f3_0. The bit 0 is for full error of data f0_0, etc. Set when Waveform Buffer of Data is full and that a new data should be writing. Those bits are automatically reset after read.
		7..0	Vector of Full Status bits for each data buffer f0_0 to f3_1. Set when Waveform Buffer of Data is full. Each bit is automatically reset after read.
0x80000F80	WAVEFORM_PICKER_DELTASNAPSHOT	DeltaSnapshot parameter.	
0x80000F84	WAVEFORM_PICKER_DELTA_f0	Delta_f0 parameter.	
0x80000F88	WAVEFORM_PICKER_DELTA_f0_2	Delta_f0_2 parameter.	
0x80000F8C	WAVEFORM_PICKER_DELTA_f2	Delta_f2 parameter.	
0x80000F90	WAVEFORM_PICKER_DELTA_f1	Delta_f1 parameter.	
0x80000F94	WAVEFORM_PICKER_NBDATABYBUFFE R	Number of data by buffer (one data is 6*2B)	
0x80000F98	WAVEFORM_PICKER_NBSNAPSHOT	Nb_snapshot_param parameter.	
0x80000F9C	WAVEFORM_PICKER_START_DATE	The start date. When this date is equal or lesser than the time management date, the waveform starts.	
0x80000FA0	WAVEFORM_PICKER_COARSETIME_F0_0	CoarseTime of the first data of the first WaveFormPicker buffer F0	
0x80000FA4	WAVEFORM_PICKER_FINETIME_F0_0	FineTime of the first data of the first WaveFormPicker buffer F0	
0x80000FA8	WAVEFORM_PICKER_COARSETIME_F0_1	CoarseTime of the first data of the 2nd WaveFormPicker buffer F0	
0x80000FAC	WAVEFORM_PICKER_FINETIME_F0_1	FineTime of the first data of the 2nd WaveFormPicker buffer F0	
0x80000FB0	WAVEFORM_PICKER_COARSETIME_F0_0	CoarseTime of the first data of the first WaveFormPicker buffer F0	
0x80000FB4	WAVEFORM_PICKER_FINETIME_F0_0	FineTime of the first data of the first WaveFormPicker buffer F0	
0x80000FB8	WAVEFORM_PICKER_COARSETIME_F0_1	CoarseTime of the first data of the 2nd WaveFormPicker buffer F0	
0x80000FBC	WAVEFORM_PICKER_FINETIME_F0_1	FineTime of the first data of the 2nd WaveFormPicker buffer F0	
0x80000FC0	WAVEFORM_PICKER_COARSETIME_F0_0	CoarseTime of the first data of the first WaveFormPicker buffer F0	
0x80000FC4	WAVEFORM_PICKER_FINETIME_F0_0	FineTime of the first data of the first WaveFormPicker buffer F0	
0x80000FC8	WAVEFORM_PICKER_COARSETIME_F0_1	CoarseTime of the first data of the 2nd WaveFormPicker buffer F0	
0x80000FCC	WAVEFORM_PICKER_FINETIME_F0_1	FineTime of the first data of the 2nd WaveFormPicker buffer F0	
0x80000FD0	WAVEFORM_PICKER_COARSETIME_F0_0	CoarseTime of the first data of the first WaveFormPicker buffer F0	
0x80000FD4	WAVEFORM_PICKER_FINETIME_F0_0	FineTime of the first data of the first WaveFormPicker buffer F0	



# Specifications of RPW/LFR/FPGA

**Reference:**  
**Issue: 1**  
**Revision: 1.7**  
**Date : 05 DEC 2014**

- 26 -

0x80000FD8	WAVEFORM_PICKER_COARSETIME_F0_1	CoarseTime of the first data of the 2nd WaveFormPicker buffer F0	
0x80000FDC	WAVEFORM_PICKER_FINETIME_F0_1	FineTime of the first data of the 2nd WaveFormPicker buffer F0	
0x80000FE0	WAVEFORM_PICKER_BUFFER_LENGTH	Nb_word_by_buffer parameter. Indicates the buffer's size in words (4B)	
0x80000FF0	LFR_RTL_VERSION	This is the version of RTL.	
		Bit	Description
		31..24	Not Used
		23..16	Current board 0 => mini-LFR 1 => LFR-em
		15..8	Current major version
		7..0	Current minor version



## Specifications of RPW/LFR/FPGA

**Reference:**

**Issue: 1**


**Revision: 1.7**

**Date : 05 DEC 2014**

- 27 -

### 2.3.5 LPP\_LFR\_FILTER


#### 2.3.5.1 Block View



**Figure 15 LPP\_LFR\_FILTER block view**


#### 2.3.5.2 ADC Controller

The ADC controller is interface to the 8 ADC RHF1401 as shown in Figure 16. Acquisition signal (CNV) and clock are the same for all ADC. The DATA from ADC are demuxed in function of the Output Enable signal.



**Figure 16 ADC interface**

Acquisition signal (CNV) is generated into the FPGA by CNV\_GEN block. This block is a simple counter on CLK\_24576MHz. The CNV is a cyclic signal with a frequency of  $24.576\text{MHz}/25 = 983,04\text{kHz}$  and a duty cycle of  $13/25$ .



**Figure 17 ADC interface**

Once the acquisition is done (CNV is reset), the data are ready into the ADC. The DATA\_READ block read one by one the data. For each channel, a simple moving average is compute with the



## Specifications of RPW/LFR/FPGA

**Reference:**

**Issue: 1**

**Revision: 1.7**

**Date : 05 DEC 2014**


- 28 -

previous data. Each ten data load, the 8 average data are sent in parallel to the Anti-Aliasing and Downsampling Filter. The data are output at the frequency  $983.04\text{kHz}/10 = 98.304\text{ kHz}$ .

### 2.3.5.3 Anti-aliasing and Downsampling Filter

The anti-aliasing and downsampling filter component is based on the VHDL component IIR\_CEL\_CTRLR\_v2 developed at LPP and documented in [RD2].

The filter receives 8 channels of samples at 98 304 Hz, and produces 8 channels of samples filtered at  $f_0 = 24\,576\text{ Hz}$ .



For each channel, the filter is a 5 stages IIR filter. Each stage is a second order section which computes the following formula:

$$y[n] = a1 \cdot y[n-1] + a2 \cdot y[n-2] + b0 \cdot x[n] + b1 \cdot x[n-1] + b2 \cdot x[n-2],$$

$y[n]$  being the output of the stage and  $x[n]$  being the input of the cell.

All coefficients ( $a1$ ,  $a2$ ,  $b0$ ,  $b1$  and  $b2$ ) are stored in the FPGA and cannot be modified after the instantiation of the component. One set of coefficients is used per stage.

The Matlab tool *Filter Design and Analysis* has been used to compute the coefficients of the filter. After the computation, the coefficients are multiplied by 128 and resized as 9 bits signed integers before being written in a dedicated VHDL file used by the VHDL design tool at the instantiation of the VHDL component. The coefficients used for the LFR input down sampling filter are the following:

	b0	b1	b2	a1	a2
Stage 1	58	-66	58	189	-111
Stage 2	58	-57	58	162	-81
Stage 3	29	-17	29	136	-55
Stage 4	15	4	15	114	-33
Stage 5	15	24	15	100	-20

Before being fed into the IIR\_CEL\_CTRLR\_v2 component, the samples are resized to 18 bits signed integers by adding two extra bits to the initial 16 bits and by propagating the sign bit leftward. The position of the radix point is 7 thus the coefficients initially computed by Matlab, which values are all below 1, have been multiplied by  $2^7 = 128$ . Inside the filter, each multiplication performed by the Arithmetical and Logical Unit between a coefficient (9 bits) and a sample (18 bits) results in a data coded on 27 bits. Only the 18 most significant bits are kept for the next calculation. The filter has a slight attenuation that has been added after having preformed several tests on the VHDL component using ModelSim. The objective being to avoid integer overflows.



# Specifications of RPW/LFR/FPGA


**Reference:**

**Issue: 1**

**Revision: 1.7**

**Date : 05 DEC 2014**


- 29 -



**Figure 18 Transfer function of the LFR input anti-aliasing filter (98 304 Hz => 24 576 Hz)**

## 2.3.5.4 Data Shaping

The data shaping is a simple manipulation of the data between the Anti-Aliasing and downsampling filter and the DownSampling Block. Either the channel 1 (respectively 2) is not modified or it is replaced by the difference between channel 1 and 0 (respectively 2 and 1). This choice is made by configuring the register SP0 (respectively SP1).



**Figure 19 Data Shaping**

## 2.3.5.5 Downsampling Filter

The downsampling filter component is based on the VHDL component IIR\_CEL\_CTRLR\_v2 and LFR\_CIC developed at LPP and documented in [RD2].

The block receives 8 channels of samples at 24 576 Hz, and produces 4 lane of 6 channels of samples filtered at  $f_0 = 24\,576$  Hz,  $f_1 = 4\,096$  Hz,  $f_2 = 256$  Hz and  $f_3 = 16$  Hz.



# Specifications of RPW/LFR/FPGA


**Reference:**

**Issue: 1**

**Revision: 1.7**


**Date : 05 DEC 2014**

- 30 -



**Figure 20 DownSampling Filter**

Each routing module is a simple selection of the 8 input channels in function of the register parameter  $R_i$  ( $i \in \{0; 1; 2\}$ ).



**Figure 21 Routing module**


The lane f0 is just the input lane passed through the Routing module R0.

For the generation of the data lane f1, the input lane passes through the routing module R1. The 6 channels of samples outgoing are filtering with an IIR\_CEL\_CTRLR\_v2 module. This module is configured to be a Low Pass Band with a cut frequency of 4 kHz. The result is down sampled by 6 to obtain a data frequency of 4096Hz.

For the generation of the data lane f2 and f3, the 8channels input passes are filtering with a LFR\_CIC module. The LFR\_CIC generate 2 lane. The first lane is equivalent to the output of CIC with a down sampling factor 16. And the second lane is equivalent to the output of a CIC with a downsampling factor 256. Each output lane of the LFR\_CIC is followed by an IIR\_CEL\_CTRLR\_v2 module. Each module is configured to be a Low Pass Band with a cut frequency equal to the input frequency divided by 6. The result is down sampled by 6 to obtain a data frequency of 256Hz and 16Hz.

### 2.3.6 LPP\_LFR\_WAVEFORM

### 2.3.6.1 Block View



**Figure 22 : Waveform Picker's Block diagram view**

As shown in Figure 22, the waveform picker is a block which is composed of 4 stages: SnapShot, GenValid, Waveform FIFO and Waveform Gen Address (interfaced with the LFR DMA).

The snapshot stage receives 4 data channels. It is controlled by the snapshot controller. For each data being received, there is a valid bit which indicates if the current data is a new valid data and a time value which indicates the date of this data (the date when the data was received into the FPGA). The snapshot controller according to an internal counter decides whether the current data should be saved (in snapshot mode) or not. The Snapshot block, depending on the configuration (enable, enable burst and start from controller), sends the couple (data, time) and valid bit to the second stage GenValid. When a channel is in Snapshot mode, a counter count the valid data received since the last "start". If the counter value is not equal to the "NB\_POINT\_BY\_SNAPSHOT" when the next start occurred, an errors signal is raised (STATUS\_SNAPSHOT\_ERR).

The GenValid stage registers the couple (data, time). This couple is transmitted word by word into the FIFO. Just the time of the first couple after the reception of the start is written into the FIFO. When all the data (3 WORD) are written into the FIFO, a new couple (data, time) can be received. If a new data is received before, an error occurs (STATUS\_GEN\_VALID\_ERR).

A round robin arbiter selects one of the channels between the GenValid stage and the WaveForm FIFO. A channel can be selected only if there is a valid couple (data, time) and if there is at least 5 WORDs free into the corresponding FIFO (i.e. the almost full signal is not asserted).



# Specifications of RPW/LFR/FPGA

## Reference:

Issue: 1

Revision: 1.7

Date : 05 DEC 2014

- 32 -

The third block is Waveform FIFO. This FIFO is a 4 channel shared Memory FIFO. There is one channel for each frequency. The data received by LPP\_LFR\_WAVEFORM are composed of the TIME (32b+16b) and sample DATA (6\*16b). The WaveForm FIFO is read by the LFR\_DMA. There is a debug register `STATUS_WFP_FIFO_MAX_OCCUPANCY` which indicates the Maximum Number of Data in the FIFO since the start of the FPGA. This value should not be higher than 18 (15+3).

The GEN\_ADDRESS is the last Waveform Picker block. This block indicates for each channel, the current address pointer to the DMA and if the DMA must write data using a Single or a Burst access. The GEN\_ADDRESS counts the number of data written by LFR\_DMA. When the number of data is equal to  $2+3 \times \text{NB\_POINT\_BY\_SNAPSHOT}$ , a status full is sent into the LFR\_DMA. The software (executed on LEON3) must then send a new START\_ADDRESS and reset the status full register. If a start is sent by Snapshot controller before, an error occurs (STATUS\_GEN\_ADDRESS\_ERR).

## 2.3.6.2 Generics Parameters

Name	Description	Type	Default
Hindex	AHB index on the Leon3 SoC AHB Bus	Integer	2
Tech	Type of FPGA technology (See Leon3 doc for more details)	Integer	0 (inferred)
data_size	Number of data bits	Integer	160
NB_POINT_BY_SNAPSHOT_SIZE	Bits number of NB_POINT_BY_SNAPSHOT	Integer	11
Delta_snapshot_size	Bits number of Delta_snapshot	Integer	11
Delta_vector_size	Bits number of Delta parameter	Integer	20
Delta_vector_size_f0_2	Bits number of Delta_f0_2	Integer	7

## 2.3.6.3 Interface

Name	Description	Active	Direction	Size
Clk	Clock	N/A	Input	1
Rstn	Reset	Low	Input	1
AHB_master_in	AHB master input interface (see AHB_Mst_In_Type into Leon3 documentation)	N/A	Input	N/A
AHB_master_out	AHB master output interface (see AHB_Mst_Out_Type into Leon3 documentation)	N/A	Output	N/A
Coarse_time_0	Lower bit of the Coarse Time Signal. The Coarse time signal indicates the <code>time</code> in second and its lower bits changes each second.	N/A	Input	1
Delta_snapshot	Number of seconds (Coarse_Time_0 transition) to wait between 2 snapshot	N/A	Input	Delta_snapshot_size
Delta_f2_f1	Number of $T_0=1/f_0$ period to wait between snapshot's start at f2 and snapshot's start of the data at frequency f1	N/A	Input	Delta_f2_f1_size
Delta_f2_f0	Number of $T_0=1/f_0$ period to wait between snapshot's start f2 and snapshot's start of the data at frequency f0	N/A	Input	Delta_f2_f0_size





## Specifications of RPW/LFR/FPGA

### Reference:

Issue: 1

Revision: 1.7

Date : 05 DEC 2014

- 33 -

Enable_f0	Enable snapshot of data at ðfrequency f0ð	High	Input	1
Enable_f1	Enable snapshot of data at ðfrequency f1ð	High	Input	1
Enable_f2	Enable snapshot of data at ðfrequency f2ð	High	Input	1
Enable_f3	Enable snapshot of data at ðfrequency f3ð	High	Input	1
Burst_f0	Enable burst mode of snapshot for the data at ðfrequency f0ð	High	Input	1
Burst_f1	Enable burst mode of snapshot for the data at ðfrequency f1ð	High	Input	1
Burst_f2	Enable burst mode of snapshot for the data at ðfrequency f2ð	High	Input	1
Nb_burst_available	Number of burst ð16Bð which can be writing into a waveform buffer. Typically: WavefromBufferSize (in B) /16B.	N/A	Input	Nb_burst_available_size
Nb_snapshot_param	Number of points saved during a snapshot.	N/A	Input	Nb_snapshot_param_size
Status_full	Ith bit is set when waveform picker has handled a complete series of data at the ðfrequency fið, this bit is unset when ith bit of status_full_ack is set.	High	Output	4
Status_full_ack	When the Ith bit is set, waveform picker can continue to handle the data at ðfrequency fið and the ith bit of status_full can be unset.	High	Input	4
Status_full_err	Ith bit is set when waveform picker receives a new data at ðfrequency fið and ith bit of status_full is set.	High	Input	4
Addr_data_f0	Waveformø subsystem writes into external memory (through the AHB bus) the data at frequency f0. Addr_data_f0 is the start address of memory space reserved for.	N/A	Input	32
Addr_data_f1	Idem than addr_data_f0 but for data at frequency f1.	N/A	Input	32
Addr_data_f2	Idem than addr_data_f0 but for data at frequency f2.	N/A	Input	32
Addr_data_f3	Idem than addr_data_f0 but for data at frequency f3.	N/A	Input	32
Data_f0_in	Sample Data at frequency f0	N/A	Input	data_size
Data_f1_in	Sample Data at frequency f1	N/A	Input	data_size
Data_f2_in	Sample Data at frequency f2	N/A	Input	data_size
Data_f3_in	Sample Data at frequency f3	N/A	Input	data_size
Data_f0_in_valid	Valid bit for data at frequency f0.	High	Input	data_size



# Specifications of RPW/LFR/FPGA

## Reference:

Issue: 1

Revision: 1.7

Date : 05 DEC 2014

- 34 -

	When this bit is set, the Sample Data is a new valid data and can be used.			
Data_f1_in_valid	Idem at f1	High	Input	data_size
Data_f2_in_valid	Idem at f2	High	Input	data_size
Data_f3_in_valid	Idem at f3	High	Input	data_size

## 2.3.6.4 Operations

### 2.3.6.4.1 Software Interface

The table below lists the APB registers in APB LPP\_LFR Registers used to control and observe the WaveForm Picker subsystem.

**Tableau 4 : WaveForm Picker Registers List**

Address	Name	Description																		
0x80000F50	WAVEFORM_PICKER_DATASHAPING	<div>Permit to set the data shaping parameter.</div> <table><tr><th>Bit</th><th>Description</th></tr><tr><td>31..6</td><td>Not Used</td></tr><tr><td>5</td><td>Set the data shaping Parameter R2.</td></tr><tr><td>4</td><td>Set the data shaping Parameter R1.</td></tr><tr><td>3</td><td>Set the data shaping Parameter R0.</td></tr><tr><td>2</td><td>Set the data shaping Parameter SP1.</td></tr><tr><td>1</td><td>Set the data shaping Parameter SP0.</td></tr><tr><td>0</td><td>Set the data shaping Parameter BW.</td></tr></table>	Bit	Description	31..6	Not Used	5	Set the data shaping Parameter R2.	4	Set the data shaping Parameter R1.	3	Set the data shaping Parameter R0.	2	Set the data shaping Parameter SP1.	1	Set the data shaping Parameter SP0.	0	Set the data shaping Parameter BW.		
Bit	Description																			
31..6	Not Used																			
5	Set the data shaping Parameter R2.																			
4	Set the data shaping Parameter R1.																			
3	Set the data shaping Parameter R0.																			
2	Set the data shaping Parameter SP1.																			
1	Set the data shaping Parameter SP0.																			
0	Set the data shaping Parameter BW.																			
0x80000F54	WAVEFORM_PICKER_CONTROL	<div>Permit to control activation of each channel and to configure the burst mode for the concerning channel.</div> <table><tr><th>Bit</th><th>Description</th></tr><tr><td>31..7</td><td>Not Used</td></tr><tr><td>6</td><td>Enable Burst mode for Data f2</td></tr><tr><td>5</td><td>Enable Burst mode for Data f2</td></tr><tr><td>4</td><td>Enable Burst mode for Data f2</td></tr><tr><td>3</td><td>Enable acquisition of Data f3</td></tr><tr><td>2</td><td>Enable acquisition of Data f2</td></tr><tr><td>1</td><td>Enable acquisition of Data f1</td></tr><tr><td>0</td><td>Enable acquisition of Data f0</td></tr></table>	Bit	Description	31..7	Not Used	6	Enable Burst mode for Data f2	5	Enable Burst mode for Data f2	4	Enable Burst mode for Data f2	3	Enable acquisition of Data f3	2	Enable acquisition of Data f2	1	Enable acquisition of Data f1	0	Enable acquisition of Data f0
Bit	Description																			
31..7	Not Used																			
6	Enable Burst mode for Data f2																			
5	Enable Burst mode for Data f2																			
4	Enable Burst mode for Data f2																			
3	Enable acquisition of Data f3																			
2	Enable acquisition of Data f2																			
1	Enable acquisition of Data f1																			
0	Enable acquisition of Data f0																			
0x80000F58	WAVEFORM_PICKER_ADDRESS_F0	Base address of the buffer where the Waveform Picker must write the next Data f0																		
0x80000F5C	WAVEFORM_PICKER_ADDRESS_F1	Base address of the buffer where the Waveform Picker must write the next Data f1																		
0x80000F60	WAVEFORM_PICKER_ADDRESS_F2	Base address of the buffer where the Waveform Picker must write the next Data f2																		
0x80000F64	WAVEFORM_PICKER_ADDRESS_F3	Base address of the buffer where the Waveform Picker must write the next Data f3																		
0x80000F68	WAVEFORM_PICKER_STATUS	<div>Indicates the status of LFR_Waveform module</div> <table><tr><th>Bit</th><th>Description</th></tr><tr><td>31..12</td><td>Not Used</td></tr><tr><td>11..8</td><td>Vector of New Error bits for Data f0 to f3. The bit 0 is for new error of data f0, etc. Set when internal buffer (FIFO) is full and a new data should be writing. Those bits are automatically reset after read.</td></tr><tr><td>7..4</td><td>Vector of Full Error bits for Data f0 to f3. The bit 0 is</td></tr></table>	Bit	Description	31..12	Not Used	11..8	Vector of New Error bits for Data f0 to f3. The bit 0 is for new error of data f0, etc. Set when internal buffer (FIFO) is full and a new data should be writing. Those bits are automatically reset after read.	7..4	Vector of Full Error bits for Data f0 to f3. The bit 0 is										
Bit	Description																			
31..12	Not Used																			
11..8	Vector of New Error bits for Data f0 to f3. The bit 0 is for new error of data f0, etc. Set when internal buffer (FIFO) is full and a new data should be writing. Those bits are automatically reset after read.																			
7..4	Vector of Full Error bits for Data f0 to f3. The bit 0 is																			



# Specifications of RPW/LFR/FPGA

**Reference:**

**Issue: 1**

**Revision: 1.7**

**Date : 05 DEC 2014**


- 35 -

			for full error of data f0, etc. Set when Waveform Buffer of Data is full and that a new data should be writing. Those bit are automatically reset after read.
		3..0	Vector of Full Status bits for Data f0 to f3. The bit 0 is for full buffer of data f0, etc. Set when Waveform Buffer of Data is full. Those bit are automatically reset after read.
0x80000F6C	WAVEFORM_PICKER_DELTASNAPSHOT	DeltaSnapshot parameter.	
0x80000F70	WAVEFORM_PICKER_DELTA_f0	Delta_f0 parameter.	
0x80000F74	WAVEFORM_PICKER_DELTA_f0_2	Delta_f0_2 parameter.	
0x80000F78	WAVEFORM_PICKER_DELTA_f1	Delta_f1 parameter.	
0x80000F7C	WAVEFORM_PICKER_DELTA_f2	Delta_f2 parameter.	
0x80000F80	WAVEFORM_PICKER_NBDATABYBUFFER	Number of data by buffer (one data is 6*2B)	
0x80000F84	WAVEFORM_PICKER_NBSNAPSHOT	Nb_snapshot_param parameter.	
0x80000F88	WAVEFORM_PICKER_START_DATE	The start date. When this date is equal or lesser than the time management date, the waveform starts.	
0x80000F8C	WAVEFORM_PICKER_NBWORDBYBUFFER	Nb_word_by_buffer parameter. Indicates the buffer's size in words (4B)	

## 2.3.6.4.1.1 Snapshot configuration

The time intervals between the snapshots ( $T_{WF}$  into the RPW-MEB-LFR-00003 documentation) can be configured by writing the value in the WAVEFORM\_PICKER\_DELTASNAPSHOT register (in seconds).

As shown in Figure 23, a decounter is initialized with the delta\_snapshot value. Each second (coarse\_time\_0 front from the Time Management IP), the decounter counts down. When the decounter is null, a start\_snapshot\_f2 is launched and the decounter is reinitialized with the delta\_snapshot value.



**Figure 23 : Start Snapshot Generation for the Data at the frequency f2**

As shown in Figure 24, a decounter is initialized at each start\_snapshot\_f2 event with the delta\_f2\_f0 value. This decounter counts down until 0 on each valid\_data\_f0. When its value is equal to delta\_f2\_f1, a start\_snapshot\_f1 event is generated, and when it is equal to 0 a start\_snapshot\_f0 event is generated.



# Specifications of RPW/LFR/FPGA


Reference:

Issue: 1

Revision: 1.7


Date : 05 DEC 2014

- 36 -



**Figure 24 : Start Snapshot Generation for the Data at the frequency f1 and f0**

As shown in Figure 25, for each channel, when start\_snapshot is asserted a snapshot starts. The number of points by snapshot is configurable with the parameter Nb\_snapshot\_param (register WAVEFORM\_PICKER\_NBSNAPSHOT).



**Figure 25 : Numbers of point by snapshot**





## Specifications of RPW/LFR/FPGA

**Reference:****Issue: 1****Revision: 1.7****Date : 05 DEC 2014**

- 38 -

the register full\_buffer) that the buffer is full. This is done using an interruption request. As soon as the interruption is raised by the module, the flight software executes the appropriate interrupt service routine thanks to the RTEMS primitives. The flight software can now use this buffer of data for further processing (packet generation and transmission). The flight software can configure a new buffer (a new start address), and send a full\_ack (by writing 0 in the full\_buffer). Once the full\_ack is received, a new acquisition phase can start.



# Specifications of RPW/LFR/FPGA

Reference:

Issue: 1

Revision: 1.7


Date : 05 DEC 2014

- 39 -

## 2.3.7 LPP\_LFR\_SM

Here is a synopsis of the data flow inside LFR, each IP is detailed in the RPW-MEB-LFR-SPC-00062-2-1\_LPP\_IP\_Cores\_User\_s\_Manual documentation.

See the Projet-LeonLFR-A3P3K-Sheldon-DataFlux design, for the vhdl instantiation of this IPs.



TBW



# Specifications of RPW/LFR/FPGA

## Reference:

Issue: 1

Revision: 1.7

Date : 05 DEC 2014

- 40 -

## 2.3.7.1 Operations

### 2.3.7.1.1 Software Interface

The table below lists the APB registers in APB LPP\_LFR Registers used to control and observe the Spectral Matrix subsystem.

**Tableau 5 : Spectral Matrix Registers List**

Address	Name	Description																										
0x80000F00	SPECTRAL_MATRIX_CONFIG	Permit to activate the interruption from LFR_SM module and run the Spectral Matrix.																										
		<table><tr><th>Bit</th><th>Description</th></tr><tr><td>31..3</td><td>Not Used</td></tr><tr><td>2</td><td>Run the Spectral matrix</td></tr><tr><td>1</td><td>Active the interruption when a new Matrix is completely sent in Memory.</td></tr><tr><td>0</td><td>Active the interruption when a error occurs.</td></tr></table>	Bit	Description	31..3	Not Used	2	Run the Spectral matrix	1	Active the interruption when a new Matrix is completely sent in Memory.	0	Active the interruption when a error occurs.																
		Bit	Description																									
		31..3	Not Used																									
		2	Run the Spectral matrix																									
		1	Active the interruption when a new Matrix is completely sent in Memory.																									
0	Active the interruption when a error occurs.																											
0x80000F04	SPECTRAL_MATRIX_STATUS	Indicates the status of LFR_SM module. A write must be done after a read to ÷erase÷ the status.																										
		<table><tr><th>Bit</th><th>Description</th></tr><tr><td>31..11</td><td>Not Used</td></tr><tr><td>10</td><td>Set when an error ÷write into Full FIFO_2÷ occurs</td></tr><tr><td>9</td><td>Set when an error ÷write into Full FIFO_1÷ occurs</td></tr><tr><td>8</td><td>Set when an error ÷write into Full FIFO_0÷ occurs</td></tr><tr><td>7</td><td>Set when an error ÷Buffer Full÷ occurs</td></tr><tr><td>6</td><td>Set when an error ÷Bad Component÷ occurs</td></tr><tr><td>5</td><td>Set when a matrix f2 is ready into buffer 1</td></tr><tr><td>4</td><td>Set when a matrix f2 is ready into buffer 0</td></tr><tr><td>3</td><td>Set when a matrix f1 is ready into buffer 1</td></tr><tr><td>2</td><td>Set when a matrix f1 is ready into buffer 0</td></tr><tr><td>1</td><td>Set when a matrix f0 is ready into buffer 1</td></tr><tr><td>0</td><td>Set when a matrix f0 is ready into buffer 0</td></tr></table>	Bit	Description	31..11	Not Used	10	Set when an error ÷write into Full FIFO_2÷ occurs	9	Set when an error ÷write into Full FIFO_1÷ occurs	8	Set when an error ÷write into Full FIFO_0÷ occurs	7	Set when an error ÷Buffer Full÷ occurs	6	Set when an error ÷Bad Component÷ occurs	5	Set when a matrix f2 is ready into buffer 1	4	Set when a matrix f2 is ready into buffer 0	3	Set when a matrix f1 is ready into buffer 1	2	Set when a matrix f1 is ready into buffer 0	1	Set when a matrix f0 is ready into buffer 1	0	Set when a matrix f0 is ready into buffer 0
		Bit	Description																									
		31..11	Not Used																									
		10	Set when an error ÷write into Full FIFO_2÷ occurs																									
		9	Set when an error ÷write into Full FIFO_1÷ occurs																									
		8	Set when an error ÷write into Full FIFO_0÷ occurs																									
		7	Set when an error ÷Buffer Full÷ occurs																									
		6	Set when an error ÷Bad Component÷ occurs																									
		5	Set when a matrix f2 is ready into buffer 1																									
		4	Set when a matrix f2 is ready into buffer 0																									
		3	Set when a matrix f1 is ready into buffer 1																									
		2	Set when a matrix f1 is ready into buffer 0																									
		1	Set when a matrix f0 is ready into buffer 1																									
0	Set when a matrix f0 is ready into buffer 0																											
0x80000F08	SPECTRAL_MATRIX_ADDRESS_F0_0	Base address of the first buffer where the Spectral Matrix must write the next Spectral Matrix F0																										
0x80000F0C	SPECTRAL_MATRIX_ADDRESS_F0_1	Base address of the second buffer where the Spectral Matrix must write the next Spectral Matrix F0																										
0x80000F10	SPECTRAL_MATRIX_ADDRESS_F1_0	Base address of the first buffer where the Spectral Matrix must write the next Spectral Matrix F1																										
0x80000F14	SPECTRAL_MATRIX_ADDRESS_F1_1	Base address of the second buffer where the Spectral Matrix must write the next Spectral Matrix F1																										
0x80000F18	SPECTRAL_MATRIX_ADDRESS_F2_0	Base address of the first buffer where the Spectral Matrix must write the next Spectral Matrix F2																										
0x80000F1C	SPECTRAL_MATRIX_ADDRESS_F2_1	Base address of the second buffer where the Spectral Matrix must write the next Spectral Matrix F2																										





# Specifications of RPW/LFR/FPGA

Reference:

Issue: 1

Revision: 1.7

Date : 05 DEC 2014

- 41 -

## 2.3.8 LFR\_DMA




Figure 28 : LFR DMA Block diagram view

## 2.3.9 LPP\_LFR\_CAL

### 2.3.9.1 Block View




Figure 29 LFR Calibration APB\_DAC clock resume and APB register connection

Clk = 24 576 000 Hz = 25 MHz  
 Clkdiv = clk / 308 = 79 792 Hz = 80 KHz  
 Clkvar = clkdiv / 2<sup>N</sup> =

N	clkvar KHz
0	80
1	40
2	20
3	10
...	...



## Specifications of RPW/LFR/FPGA

### Reference:

Issue: 1

Revision: 1.7

Date : 05 DEC 2014

- 42 -

The purpose of the DacDriver IP, is to deliver the different signals required to drive the DAC, i.e. the serial clock SCLK, the data frame synchronization SYNC, the 16 bits serialized data DATA and a DAC enable signal Cal\_EN.




Figure 30 DAC Timing Diagram

### 2.3.9.2 Generics Parameters

Name	Description	Type	Default
pindex	APB index	integer	0
paddr	APD address	integer	0
pmask	APB Mask address	integer	0xFFF
pirq	output AHB interruption number	integer	0
abits	address size for APD address	integer	8
Nmax	used for the sampling clock (clkvar) division	integer	7

### 2.3.9.3 Interface

Name	Description	Active	Direction	Size
clk	Clock		Input	1
rst	Reset	Low	Input	1
apbi	APB input interface		Input	
apbo	APB output interface		Output	
Data_IN	Input data		input	16
Cal_EN	Allow the use of the DAC	High	Output	1
Readn	Read fifo for a new input data	low	Output	1
SYNC	Frame synchronization for the data input	High	Output	1
SCLK	Serial Clock		Output	1
DATA	Digital serialized data		Output	1

### 2.3.9.4 Operations

#### 2.3.9.4.1 Software Interface

##### 2.3.9.4.1.1 Registers

The APB\_DAC IP is driven via two registers:

**DAC\_Cfg**, only one bit, DAC\_Cfg(0), connect to a enable input, so need to be set to allow the DAC to start.



## Specifications of RPW/LFR/FPGA

### Reference:

Issue: 1

Revision: 1.7

Date : 05 DEC 2014

- 43 -

*CLK\_Cfg*, a three bits register, *CLK\_Cfg(2 downto 0)*, contain the N value used by ClkSetting IP for the Sampling clock generation.

### 2.3.9.4.1.2 Operation

Here is the functioning process step by step for the APB\_DAC associated to a fifo:

1. Make sure the DAC is disabled.  $DAC\_Cfg(0) = 0$
2. Set the sampling clock.  $CLK\_Cfg(2\ downto\ 0) = N$  (ex: 0 for 80 KHz)
3. Fill the FIFO to Full.
4. Set the FIFO to his ReUse state, always full, never empty.
5. And finally enable the DAC.  $DAC\_Cfg(0) = 1$

A testbench of this procedure is available in the VHD\_Lib.

VHD\_Lib\LPP\_drivers\exemples\BenchDAC\_CAL



## Specifications of RPW/LFR/FPGA

**Reference:**  
**Issue: 1**  
**Revision: 1.7**  
**Date : 05 DEC 2014**

- 44 -

## 2.4 SYNTHESIS

The FPGA Flow is run with

Libero Project Manager

Version: 9.1.5.1

Release: v9.1 SP5

The synthesis part is done with:

Synplify Pro

E-201-09A-1

Build 006R

### 2.4.1 Constraints

#### 2.4.1.1 Pin out

NAME	Pin	Direction	Description
General Purpose			
clk_49_152MHz	D5	IN	Clock input at 49.152MHz
clk100MHz	B3	IN	Clock input at 100MHz
reset	N18	IN	Reset signal active at low value
RAM			
Address		OUT	20 bits of RAM address
[0]	H16		
[1]	J15		
[2]	B18		
[3]	C17		
[4]	C18		
[5]	U2		
[6]	U3		
[7]	R5		
[8]	N11		
[9]	R13		
[10]	V13		
[11]	U13		
[12]	V15		
[13]	V16		
[14]	V17		
[15]	N1		
[16]	R3		
[17]	P4		
[18]	N3		
[19]	M7		
Data		IN/OUT	32 bits of RAM data
[0]	P17		
[1]	R18		
[2]	T18		
[3]	J13		
[4]	T13		
[5]	T12		



## Specifications of RPW/LFR/FPGA

**Reference:**

**Issue: 1**

**Revision: 1.7**

**Date : 05 DEC 2014**

- 45 -

[6]	R12		
[7]	T11		
[8]	N2		
[9]	P1		
[10]	R1		
[11]	T1		
[12]	M4		
[13]	K1		
[14]	J1		
[15]	H1		
[16]	H15		
[17]	G15		
[18]	H13		
[19]	G12		
[20]	V14		
[21]	N9		
[22]	M13		
[23]	M15		
[24]	J17		
[25]	K15		
[26]	J14		
[27]	U18		
[28]	H18		
[29]	J18		
[30]	G17		
[31]	F18		
nSRAM_BE0	U12	OUT	RAM Bank0 Enable (low active)
nSRAM_BE1	K18	OUT	RAM Bank0 Enable (low active)
nSRAM_BE2	K12	OUT	RAM Bank0 Enable (low active)
nSRAM_BE3	F17	OUT	RAM Bank0 Enable (low active)
nSRAM_CE	M6	OUT	RAM Chip Enable (low active)
nSRAM_OE	N12	OUT	RAM Output Enable (low active)
Space Wire			
Spw1_din	D6	IN	Data In of Space Wire link1
Spw1_sin	C6	IN	Strobe In of Space Wire link1
Spw1_dout	C16	OUT	Data Out of Space Wire link1
Spw1_sout	C4	OUT	Strobe Out of Space Wire link1
Spw2_din	E6	IN	Data In of Space Wire link2
Spw2_sin	C15	IN	Strobe In of Space Wire link2
Spw2_dout	B7	OUT	Data Out of Space Wire link2
Spw2_sout	D7	OUT	Strobe Out of Space Wire link2
ADC			
bias_fail_sw	A3	OUT	Bias/Fail switch control
ADC_OEB_bar_CH		OUT	Output Enable. One for each ADC (active low)
[1]	A14		
[2]	A10		
[3]	B10		
[4]	B13		
[5]	D13		
[6]	A11		
[7]	B12		



# Specifications of RPW/LFR/FPGA

**Reference:**

**Issue: 1**

**Revision: 1.7**

**Date : 05 DEC 2014**

- 46 -

ADC_smpclk	A15	OUT	Sample Clock for data acquisition
ADC_data		IN	
[0]	A16		
[1]	B16		
[2]	A17		
[3]	C12		
[4]	B17		
[5]	C13		
[6]	D15		
[7]	E15		
[8]	D16		
[9]	F16		
[10]	F15		
[11]	G16		
[12]	F13		
[13]	G13		
UARTs			
TAG1	J12	IN	AHB UART Rx
TAG3	L16	OUT	AHB UART Tx
TAG2	K13	IN	APB UART Rx
TAG4	L15	OUT	APB UART Rx
Others			
TAG5	M16	IN/OUT	Unused
TAG6	L13	IN/OUT	Unused
TAG7	P6	IN/OUT	Unused
TAG8	R6	IN/OUT	Unused
TAG9	T4	IN/OUT	Unused
LED		OUT	LEDs control
[0]	K17		
[1]	L18		
[2]	M17		

## 2.4.1.2 Clock constraints

Clock Name	Clock Source	Period (ns)	Frequency (MHZ)
clk_49_152MHz	clk_49_152MHz	20.345	49.152
clk100MHz	clk100MHz	10.000	100.000
clk_50	clk_50_s:Q	20.000	50.000
clk_25	clk_25:Q	40.000	25.000
clk_24	clk_24:Q	40.690	24.576

## 2.4.2 Results

With the MINI-LFR board, a piece of hardware representative of the LFR EM, the last version of LFR (MINI\_LFR-WFP\_MS-0.1.11) gives this synthesis report:

Compile report:

=====

CORE	Used: 61643	Total: 75264	(81.90%)
IO (W/ clocks)	Used: 108	Total: 221	(48.87%)



# Specifications of RPW/LFR/FPGA

**Reference:**  
**Issue: 1**  
**Revision: 1.7**  
**Date : 05 DEC 2014**

- 47 -

Differential IO	Used:	0	Total:	110	(0.00%)
GLOBAL (Chip+Quadrant)	Used:	6	Total:	18	(33.33%)
PLL	Used:	0	Total:	6	(0.00%)
RAM/FIFO	Used:	84	Total:	112	(75.00%)
Low Static ICC	Used:	0	Total:	1	(0.00%)
FlashROM	Used:	0	Total:	1	(0.00%)
User JTAG	Used:	0	Total:	1	(0.00%)

## Global Information:

Type	Used	Total
----- ----- -----		
Chip global	5	6 (83.33%)*
Quadrant global	1	12 (8.33%)

(\*) Chip globals may be assigned to Quadrant globals using the Multi-View Navigator (MVN)

or Physical Design Constraints (PDC).

They may also be assigned to Quadrant globals automatically during Layout.

## Core Information:

Type	Instances	Core tiles
----- ----- -----		
COMB	49018	49018
SEQ	12625	12625

## I/O Function:

Type	w/o register	w/ register	w/ DDR register
----- ----- ----- -----			
Input I/O	22	0	0
Output I/O	54	0	0
Bidirectional I/O	32	0	0
Differential Input I/O Pairs	0	0	0
Differential Output I/O Pairs	0	0	0

## I/O Technology:

	Voltages	I/Os
----- ----- -----		
-		
I/O Standard(s)	Vcci	Vref Input Output



## Specifications of RPW/LFR/FPGA

**Reference:****Issue: 1****Revision: 1.7****Date : 05 DEC 2014**

- 48 -

Bidirectional

-----|-----|-----|-----|-----|-----

-

LVTTL | 3.30v | N/A | 22 | 54 | 32

I/O Placement:

Locked : 108 ( 100.00% )

Placed : 0

UnPlaced: 0

This version contains the Spectral Matrix and the Waveform Picker modules. The FPGA used on the MINI-LFR and on the EM boards do not have DSP blocks.





## Specifications of RPW/LFR/FPGA

### Reference:

Issue: 1

Revision: 1.7

Date : 05 DEC 2014

- 49 -

## 2.5 VERIFICATION AND VALIDATION

### 2.5.1 Verification and Validation

#### 2.5.1.1 Simulation

During the design and for each block, basic functionalities have been simulated with ModelSim. These tests do not cover all cases, but allow the debugging of particular problem.

The testbench files are in the VHD\_Lib/designs folder.

The version used for the simulations is:

ModelSim Actel 6.6d

Revision 2010.11

#### 2.5.1.2 Test on MINI-LFR

Once we have a full system debugged in simulation, the next step is to test the design with the MINI-LFR board which is very similar to the LFR Engineering Model (same FPGA, RAM, clocks, with 6ADCs and 2UARTs).

On the MINI-LFR board, the flight software can be executed and extensive validation scripts are run to test the VHDL design. An external connector allows having a look at relevant signals of the VHDL design in order to control the good execution of the VHDL modules.

One shall emphasize that the size of the overall VHDL design is such that it is impossible to build a complete testbench. The use of a representative hardware target is mandatory.

#### 2.5.1.3 Validation on MINI-LFR

According with Software Requirements Specifications (SRS), a set of Test is write in python and can be executed on PC. Those tests interact with Leon3 software on MINI-LFR through a uart link.

Those test launch tasks and loads data. The software and hardware validation are done during this execution.

#### 2.5.1.4 Validation on LFR Engineering Model

MINI-LFR and LFR EM boards are almost the same. The Validation process is redone with the EM-board.

The biggest difference between the 2 boards is that the ADCs are not the same, so the drivers in the VHDL design are different.

## APPENDIX A: LIST OF TBC/TBD/TBWs

[illegible]